Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a76"
| Line 21: | Line 21: | ||
|extension=FPU | |extension=FPU | ||
|extension 2=NEON | |extension 2=NEON | ||
| − | |l1i= | + | |l1i=64 KiB |
|l1i per=core | |l1i per=core | ||
|l1i desc=4-way set associative | |l1i desc=4-way set associative | ||
| − | |l1d= | + | |l1d=64 KiB |
|l1d per=core | |l1d per=core | ||
|l1d desc=4-way set associative | |l1d desc=4-way set associative | ||
| − | |l2= | + | |l2=256-512 KiB |
|l2 per=core | |l2 per=core | ||
| + | |l2 desc=8-way set associative | ||
|l3=0-4 MiB | |l3=0-4 MiB | ||
|l3 per=Cluster | |l3 per=Cluster | ||
Revision as of 01:19, 27 December 2018
| Edit Values | |
| Cortex-A76 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | TSMC |
| Introduction | May 31, 2018 |
| Process | 10 nm, 7 nm |
| Core Configs | 1, 2, 4 |
| Pipeline | |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Stages | 11-13 |
| Decode | 4-way |
| Instructions | |
| ISA | ARMv8.2 |
| Extensions | FPU, NEON |
| Cache | |
| L1I Cache | 64 KiB/core 4-way set associative |
| L1D Cache | 64 KiB/core 4-way set associative |
| L2 Cache | 256-512 KiB/core 8-way set associative |
| L3 Cache | 0-4 MiB/Cluster |
| Succession | |
| Contemporary | |
| Ares | |
Cortex-A76 (codename Enyo) is the successor to the Cortex-A75, a low-power high-performance ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A76, which implemented the ARMv8.2 ISA, is the a performant core which is often combined with a number of lower power cores (e.g. Cortex-A55) in a DynamIQ big.LITTLE configuration to achieve better energy/performance.
Contents
Architecture
Key changes from Cortex-A75
Block Diagram
Typical SoC
Individual Core
Facts about "Cortex-A76 - Microarchitectures - ARM"
| codename | Cortex-A76 + |
| core count | 1 +, 2 + and 4 + |
| designer | ARM Holdings + |
| first launched | May 31, 2018 + |
| full page name | arm holdings/microarchitectures/cortex-a76 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8.2 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Cortex-A76 + |
| pipeline stages (max) | 13 + |
| pipeline stages (min) | 11 + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + and 7 nm (0.007 μm, 7.0e-6 mm) + |