From WikiChip
Difference between revisions of "amd/cores/milan"
Line 21: | Line 21: | ||
{{future information}} | {{future information}} | ||
+ | |||
+ | == Overview == | ||
+ | AMD Milan [[system on chips]] are a series of high-performance [[multiprocessors]] designed by [[AMD]] based on their {{amd|Zen 3|l=arch}} microarchitecture. Milan is backwards compatible with both {{\\|Naples}} and {{\\|Rome}}. | ||
+ | |||
+ | === Common Features === | ||
+ | {{empty section}} |
Revision as of 12:29, 18 November 2018
Edit Values | |
Milan | |
General Info | |
Designer | AMD |
Manufacturer | TSMC |
Introduction | May 16, 2017 (announced) |
Microarchitecture | |
ISA | x86-64 |
Microarchitecture | Zen 3 |
Word Size | 8 octets 64 bit16 nibbles |
Process | 7 nm 0.007 μm 7.0e-6 mm |
Technology | CMOS |
Succession | |
Milan is codename for AMD's high-performance enterprise-level server microprocessors based on the Zen 3 microarchitecture serving as a successor to Rome. Milan-based chips are set to be fabricated on TSMC's 7 nm process.
Overview
AMD Milan system on chips are a series of high-performance multiprocessors designed by AMD based on their Zen 3 microarchitecture. Milan is backwards compatible with both Naples and Rome.
Common Features
This section is empty; you can help add the missing info by editing this page. |
Facts about "Milan - Cores - AMD"
designer | AMD + |
first announced | May 16, 2017 + |
instance of | core + |
isa | x86-64 + |
manufacturer | TSMC + |
microarchitecture | Zen 3 + |
name | Milan + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |