Difference between revisions of "amd/ryzen threadripper/2920x"

	Edit Values
	Ryzen Threadripper 2920X
	General Info
Designer	AMD
Manufacturer	GlobalFoundries
Model Number	2920X
Market	Desktop
Introduction	August, 2018 (announced); August, 2018 (launched)
Shop	Amazon
	General Specs
Family	Ryzen Threadripper
Series	Ryzen
Locked	No
Bus rate	4 × 8 GT/s
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Zen+
Core Family	23
Process	12 nm
Technology	CMOS
Die	213 mm²
MCP	Yes (2 dies)
Word Size	64 bit
Cores	12
Threads	24
	Multiprocessing
Max SMP	1-Way (Uniprocessor)

Revision as of 02:02, 1 August 2018

Ryzen Threadripper 2920X is a 64-bit dodeca-core high-performance x86 desktop microprocessor introduced by AMD in mid-2018. The 2920X, which is based on their Zen+ microarchitecture, is fabricated on a 12 nm process. The 2920X operates at a base frequency of ? GHz with a TDP of ? W.

Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.

Cache

Main article: Zen+ § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

1.125 MiB

1,152 KiB
1,179,648 B

L1I$	768 KiB 786,432 B 0.75 MiB	12x64 KiB	4-way set associative
L1D$	384 KiB 393,216 B 0.375 MiB	12x32 KiB	8-way set associative	write-back

L2$

6 MiB

6,144 KiB
6,291,456 B
0.00586 GiB

		12x512 KiB	8-way set associative	write-back

L3$

32 MiB

32,768 KiB
33,554,432 B
0.0313 GiB

		4x8 MiB	16-way set associative

@@ Line 36: / Line 36: @@
 == Cache ==
-{{main|amd/microarchitectures/zen#Memory_Hierarchy|l1=Zen § Cache}}
+{{main|amd/microarchitectures/zen+#Memory_Hierarchy|l1=Zen+ § Cache}}
 {{cache size
 |l1 cache=1.125 MiB

bus links	4 +
bus rate	8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
core count	12 +
core family	23 +
designer	AMD +
die area	213 mm² (0.33 in², 2.13 cm², 213,000,000 µm²) +
die count	2 +
family	Ryzen Threadripper +
first announced	August 2018 +
first launched	August 2018 +
full page name	amd/ryzen threadripper/2920x +
has locked clock multiplier	false +
instance of	microprocessor +
is multi-chip package	true +
isa	x86-64 +
isa family	x86 +
l1$ size	1,152 KiB (1,179,648 B, 1.125 MiB) +
l1d$ description	8-way set associative +
l1d$ size	384 KiB (393,216 B, 0.375 MiB) +
l1i$ description	4-way set associative +
l1i$ size	768 KiB (786,432 B, 0.75 MiB) +
l2$ description	8-way set associative +
l2$ size	6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) +
l3$ description	16-way set associative +
l3$ size	32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) +
ldate	3000 +
manufacturer	GlobalFoundries +
market segment	Desktop +
max cpu count	1 +
microarchitecture	Zen+ +
model number	2920X +
name	Ryzen Threadripper 2920X +
process	12 nm (0.012 μm, 1.2e-5 mm) +
series	Ryzen +
smp max ways	1 +
tdp	180 W (180,000 mW, 0.241 hp, 0.18 kW) +
technology	CMOS +
thread count	24 +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Revision as of 02:02, 1 August 2018

Cache