From WikiChip
Difference between revisions of "intel/cores/cascade lake ap"
Line 12: | Line 12: | ||
|proc=14 nm | |proc=14 nm | ||
|tech=CMOS | |tech=CMOS | ||
− | |package name 1=intel, | + | |package name 1=intel,fcbga_5903 |
}} | }} | ||
'''Cascade Lake AP''' is a planned series of server [[multiprocessors]] based on the {{intel|Cascade Lake|l=arch}} microarchitecture as part of the {{intel|Purley|l=platform}} platform. | '''Cascade Lake AP''' is a planned series of server [[multiprocessors]] based on the {{intel|Cascade Lake|l=arch}} microarchitecture as part of the {{intel|Purley|l=platform}} platform. |
Revision as of 00:44, 13 June 2018
Edit Values | |
Cascade Lake AP | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Microarchitecture | |
ISA | x86-64 |
Microarchitecture | Cascade Lake |
Platform | Purley |
Chipset | Lewisburg |
Word Size | 8 octets 64 bit16 nibbles |
Process | 14 nm 0.014 μm 1.4e-5 mm |
Technology | CMOS |
Packaging | |
Package | FCBGA-5903 (BGA) |
Pitch | 0.99 mm |
Contacts | 5903 |
Cascade Lake AP is a planned series of server multiprocessors based on the Cascade Lake microarchitecture as part of the Purley platform.
Overview
This section is empty; you can help add the missing info by editing this page. |
Common Features
This section is empty; you can help add the missing info by editing this page. |
Cascade Lake AP Processors
This section is empty; you can help add the missing info by editing this page. |
See also
|
Facts about "Cascade Lake AP - Cores - Intel"
chipset | Lewisburg + |
designer | Intel + |
instance of | core + |
isa | x86-64 + |
manufacturer | Intel + |
microarchitecture | Cascade Lake + |
name | Cascade Lake AP + |
package | FCBGA-5903 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |