Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/comet lake"
(→Brands) |
|||
| Line 103: | Line 103: | ||
! Cores !! {{intel|Hyper-Threading|HT}} !! {{x86|AVX}} !! {{x86|AVX2}} !! {{intel|Turbo Boost|TBT}} !! [[ECC]] | ! Cores !! {{intel|Hyper-Threading|HT}} !! {{x86|AVX}} !! {{x86|AVX2}} !! {{intel|Turbo Boost|TBT}} !! [[ECC]] | ||
|- | |- | ||
| − | | [[File:core i3 logo (2015).png|50px|link=intel/core_i3]] || {{intel|Core i3}} || Low-end Performance || ? || | + | | [[File:core i3 logo (2015).png|50px|link=intel/core_i3]] || {{intel|Core i3}} || Low-end Performance || ? || |
|- | |- | ||
| − | | [[File:core i5 logo (2015).png|50px|link=intel/core_i5]] || {{intel|Core i5}} || Mid-range Performance || ? || | + | | [[File:core i5 logo (2015).png|50px|link=intel/core_i5]] || {{intel|Core i5}} || Mid-range Performance || ? || |
|- | |- | ||
| − | | [[File:core i7 logo (2015).png|50px|link=intel/core_i7]] || {{intel|Core i7}} || High-end Performance || ? || | + | | [[File:core i7 logo (2015).png|50px|link=intel/core_i7]] || {{intel|Core i7}} || High-end Performance || ? || |
|} | |} | ||
Revision as of 17:27, 10 June 2018
| Edit Values | |
| Comet Lake µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Process | 14 nm |
| Core Configs | 2, 4, 6, 8 |
| Pipeline | |
| Type | Superscalar, Superpipeline |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Stages | 14-19 |
| Decode | 5-way |
| Instructions | |
| ISA | x86-64 |
| Extensions | MOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA3, F16C, BMI, BMI2, VT-x, VT-d, TXT, TSX, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVE, SGX, MPX |
| Cache | |
| L1I Cache | 32 KiB/core 8-way set associative |
| L1D Cache | 32 KiB/core 8-way set associative |
| L2 Cache | 256 KiB/core 4-way set associative |
| L3 Cache | 2 MiB/core Up to 16-way set associative |
| L4 Cache | 128 MiB/package on Iris Pro GPUs only |
| Cores | |
| Core Names | Coffee Lake U, Coffee Lake H, Coffee Lake S |
| Succession | |
| Contemporary | |
| Whiskey Lake | |
Comet Lake (CML) is a microarchitecture designed by Intel as a successor to Coffee Lake for desktops and high-performance mobile devices. Comet Lake will be introduced in in 2019 and is manufactured on Intel's mature 14 nm process.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Contents
Codenames
| Core | Abbrev | Description | Graphics | Target |
|---|---|---|---|---|
| Comet Lake U | CML-U | Ultra-low power | GT2 | Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room |
| Comet Lake H | CML-H | High-performance graphics | GT3e | Ultimate mobile performance, mobile workstations |
| Comet Lake S | CML-S | Mainstream performance | GT2 | Desktop performance to value, AiOs, and minis |
| Comet Lake X | CML-X | Extreme Performance | High performance desktops |
Brands
Intel released Coffee Lake under 3 main brand families:
| Logo | Family | General Description | Differentiating Features | |||||
|---|---|---|---|---|---|---|---|---|
| Cores | HT | AVX | AVX2 | TBT | ECC | |||
 |
Core i3 | Low-end Performance | ? | |||||
 |
Core i5 | Mid-range Performance | ? | |||||
 |
Core i7 | High-end Performance | ? | |||||
Release Dates
Comet Lake is expected to be released in mid-2019.
Compatibility
 |
This section is empty; you can help add the missing info by editing this page. |
Compiler support
| Compiler | Arch-Specific | Arch-Favorable |
|---|---|---|
| ICC | -march=skylake |
-mtune=skylake
|
| GCC | -march=skylake |
-mtune=skylake
|
| LLVM | -march=skylake |
-mtune=skylake
|
| Visual Studio | /arch:AVX2 |
/tune:skylake
|
CPUID
| |
This section is empty; you can help add the missing info by editing this page. |
Architecture
Key changes from Coffee Lake
| |
This section is empty; you can help add the missing info by editing this page. |
Facts about "Comet Lake - Microarchitectures - Intel"
| codename | Comet Lake + |
| core count | 2 +, 4 +, 6 + and 8 + |
| designer | Intel + |
| full page name | intel/microarchitectures/comet lake + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Comet Lake + |
| pipeline stages (max) | 19 + |
| pipeline stages (min) | 14 + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |