Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/cascade lake ap"
| Line 18: | Line 18: | ||
{{future information}} | {{future information}} | ||
| + | |||
| + | == See also == | ||
| + | {{intel cascade lake core see also}} | ||
Revision as of 13:52, 10 June 2018
| Edit Values | |
| Cascade Lake AP | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Microarchitecture | |
| ISA | x86-64 |
| Microarchitecture | Cascade Lake |
| Platform | Purley |
| Chipset | Lewisburg |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 14 nm 0.014 μm 1.4e-5 mm |
| Technology | CMOS |
| Packaging | |
| Unknown package "intel,bga_5903" | |
Cascade Lake AP is a planned series of server multiprocessors based on the Cascade Lake microarchitecture as part of the Purley platform.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
See also
|
|
Facts about "Cascade Lake AP - Cores - Intel"
| chipset | Lewisburg + |
| designer | Intel + |
| instance of | core + |
| isa | x86-64 + |
| manufacturer | Intel + |
| microarchitecture | Cascade Lake + |
| name | Cascade Lake AP + |
| platform | Purley + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |