From WikiChip
Difference between revisions of "intel/microarchitectures/alder lake"
m |
|||
Line 6: | Line 6: | ||
|manufacturer=Intel | |manufacturer=Intel | ||
|introduction=2021 | |introduction=2021 | ||
− | |process= | + | |process=10 nm |
|isa=x86-64 | |isa=x86-64 | ||
|predecessor=Tiger Lake | |predecessor=Tiger Lake | ||
Line 13: | Line 13: | ||
|successor link=intel/microarchitectures/meteor lake | |successor link=intel/microarchitectures/meteor lake | ||
}} | }} | ||
− | '''Alder Lake''' ('''ADL''') is [[Intel]]'s successor to {{\\|Tiger Lake}}, a [[ | + | '''Alder Lake''' ('''ADL''') is [[Intel]]'s successor to {{\\|Tiger Lake}}, a [[10 nm]] [[microarchitecture]] for mainstream workstations, desktops, and mobile devices. |
{{future information}} | {{future information}} |
Revision as of 07:10, 18 May 2018
Edit Values | |
Alder Lake µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | 2021 |
Process | 10 nm |
Instructions | |
ISA | x86-64 |
Succession | |
Alder Lake (ADL) is Intel's successor to Tiger Lake, a 10 nm microarchitecture for mainstream workstations, desktops, and mobile devices.
Facts about "Alder Lake - Microarchitectures - Intel"
codename | Alder Lake + |
designer | Intel + |
first launched | 2021 + |
full page name | intel/microarchitectures/alder lake + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Alder Lake + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |