From WikiChip
Difference between revisions of "risc-v/microarchitectures"
< risc-v

(→‎List of RISC-V microarchitectures)
Line 15: Line 15:
 
|-
 
|-
 
| [[Esperanto]] || RV64GC || {{esperanto|ET-Minion|l=arch}}, {{esperanto|ET-Maxion|l=arch}}
 
| [[Esperanto]] || RV64GC || {{esperanto|ET-Minion|l=arch}}, {{esperanto|ET-Maxion|l=arch}}
 +
|-
 +
| [[Microsemi]] || RV32IMA, RV32IMAF || {{microsemi|Mi-V|l=arch}}
 
|-
 
|-
 
| [[Nvidia]] || RV64I || {{nvidia|NV-RISCV|l=arch}}
 
| [[Nvidia]] || RV64I || {{nvidia|NV-RISCV|l=arch}}

Revision as of 09:11, 17 April 2018

RISC-V
Instruction Set Architecture
General
Base Variants(base)
Standard Extensions(all)
Topics

v · d · e

Various microarchitectures have been designed for RISC-V by a number of companies. Below is a list of those microarchitectures.

List of RISC-V microarchitectures

Designer ISA Microarchitectures
SiFive RV32IMAC E31
RV64IMAC E51
RV64GC E54-MC
Andes RV32IMAC N25
Esperanto RV64GC ET-Minion, ET-Maxion
Microsemi RV32IMA, RV32IMAF Mi-V
Nvidia RV64I NV-RISCV
Codasip RV32E CODIX-BK1
RV32E, RV32I CODIX-BK3
RV32I/RV64I CODIX-BK5
Retrieved from "https://en.wikichip.org/w/index.php?title=risc-v/microarchitectures&oldid=77416"