From WikiChip
Difference between revisions of "intel/cpuid"
(→CPUIDs) |
(→CPUIDs) |
||
Line 26: | Line 26: | ||
| {{intel|Skylake Y|Y|l=core}}, {{intel|Skylake U|U|l=core}} || 0 || 0x6 || 0x4 || 0xE || [[Family 6 Model 78]] | | {{intel|Skylake Y|Y|l=core}}, {{intel|Skylake U|U|l=core}} || 0 || 0x6 || 0x4 || 0xE || [[Family 6 Model 78]] | ||
|- | |- | ||
− | | rowspan=" | + | | rowspan="3" | {{intel|Broadwell (Client)|l=arch}} || {{intel|Broadwell C|C|l=core}} || 0 || 0x6 || 0x4 || 0x7 || [[Family 6 Model 71]] |
|- | |- | ||
| {{intel|Broadwell S|S|l=core}} || 0 || 0x6 || 0x3 || 0xD || [[Family 6 Model 61]] | | {{intel|Broadwell S|S|l=core}} || 0 || 0x6 || 0x3 || 0xD || [[Family 6 Model 61]] | ||
+ | |- | ||
+ | | {{intel|Broadwell H|H|l=core}} || 0 || 0x6 || 0x4 || 0x7 || [[Family 6 Model 71]] | ||
|- | |- | ||
| rowspan="3" | {{intel|Haswell (Client)|l=arch}} || {{intel|Haswell GT3E|GT3E|l=core}} || 0 || 0x6 || 0x4 || 0x6 || [[Family 6 Model 70]] | | rowspan="3" | {{intel|Haswell (Client)|l=arch}} || {{intel|Haswell GT3E|GT3E|l=core}} || 0 || 0x6 || 0x4 || 0x6 || [[Family 6 Model 70]] | ||
Line 54: | Line 56: | ||
| {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake X|X|l=core}}, {{intel|Skylake SP|SP|l=core}} || 0 || 0x6 || 0x5 || 0x5 || [[Family 6 Model 85]] | | {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake X|X|l=core}}, {{intel|Skylake SP|SP|l=core}} || 0 || 0x6 || 0x5 || 0x5 || [[Family 6 Model 85]] | ||
|- | |- | ||
− | | rowspan="2" | {{intel|Broadwell (Server)|l=arch}} || {{intel|Broadwell E|E|l=core}} || 0 || 0x6 || 0x4 || 0xF || [[Family 6 Model 79]] | + | | rowspan="2" | {{intel|Broadwell (Server)|l=arch}} || {{intel|Broadwell E|E|l=core}}, {{intel|Broadwell EP|EP|l=core}} || 0 || 0x6 || 0x4 || 0xF || [[Family 6 Model 79]] |
|- | |- | ||
| {{intel|Broadwell DE|DE|l=core}} || 0 || 0x6 || 0x5 || 0x6 || [[Family 6 Model 86]] | | {{intel|Broadwell DE|DE|l=core}} || 0 || 0x6 || 0x5 || 0x6 || [[Family 6 Model 86]] |
Revision as of 00:54, 30 March 2018
Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture: