From WikiChip
Difference between revisions of "movidius/sabre"
(SABRE) |
|||
Line 1: | Line 1: | ||
{{movidius title|SABRE}} | {{movidius title|SABRE}} | ||
{{chip}} | {{chip}} | ||
− | '''SABRE''' was a test microprocessor designed by [[Movidius]] for the [[acceleration]] of machine vision. The SABRE microprocessor eventually lead to the production definition of the {{movidius|Myriad|Myriad 1}} line of vision accelerators. SABRE is capable of 20 GLOPS at low 100s mW of power through the use of 9 execution units consisting of a [[SPARC]] {{sparc|V8}} [[LEON3]] core and 8 additional {{movidius|SHAVE v2.0|l=arch}} cores. | + | '''SABRE''' was a test microprocessor designed by [[Movidius]] for the [[acceleration]] of machine vision. The SABRE microprocessor eventually lead to the production definition of the {{movidius|Myriad|Myriad 1}} line of vision accelerators. |
+ | |||
+ | == Overview == | ||
+ | SABRE is capable of 20 GLOPS at low 100s mW of power through the use of 9 execution units consisting of a [[SPARC]] {{sparc|V8}} [[LEON3]] core and 8 additional {{movidius|SHAVE v2.0|l=arch}} cores. | ||
The test platform consisted of a [[Samsung]] 6410 [[daughtercard]] which incoluded an [[S3C6410X]] processor ([[ARM11]]) and a Movidius MV0108 SABRE daughtercard which had the SABRE processor. | The test platform consisted of a [[Samsung]] 6410 [[daughtercard]] which incoluded an [[S3C6410X]] processor ([[ARM11]]) and a Movidius MV0108 SABRE daughtercard which had the SABRE processor. | ||
+ | |||
+ | [[File:movidius sabre test board.png|500px]] | ||
+ | |||
+ | == Block diagram == | ||
+ | :[[File:movidius sabre block diagram.png|500px]] | ||
+ | |||
+ | == References == | ||
+ | * Tite, Teodor, et al. "moviOS: a Real-Time Multiprocessor Operating System for Multimedia Applications." |
Revision as of 23:21, 10 March 2018
Edit Values | |
General Info | |
Microarchitecture |
SABRE was a test microprocessor designed by Movidius for the acceleration of machine vision. The SABRE microprocessor eventually lead to the production definition of the Myriad 1 line of vision accelerators.
Overview
SABRE is capable of 20 GLOPS at low 100s mW of power through the use of 9 execution units consisting of a SPARC V8 LEON3 core and 8 additional SHAVE v2.0 cores.
The test platform consisted of a Samsung 6410 daughtercard which incoluded an S3C6410X processor (ARM11) and a Movidius MV0108 SABRE daughtercard which had the SABRE processor.
Block diagram
References
- Tite, Teodor, et al. "moviOS: a Real-Time Multiprocessor Operating System for Multimedia Applications."
Facts about "SABRE - Intel Movidius"
base frequency | 180 MHz (0.18 GHz, 180,000 kHz) + |
designer | Movidius + |
full page name | movidius/sabre + |
instance of | microprocessor + |
isa | SPARC V8 + and SHAVE + |
isa family | SPARC + and SHAVE + |
ldate | 1900 + |
manufacturer | TSMC + |
market segment | Embedded + and Mobile + |
microarchitecture | LEON3 + and SHAVE v2.0 + |
model number | SABRE + |
name | SABRE + |
process | 65 nm (0.065 μm, 6.5e-5 mm) + |
technology | CMOS + |