Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "movidius/microarchitectures/shave v2.0"
(shave) |
|||
| Line 1: | Line 1: | ||
{{movidius title|SHAVE}} | {{movidius title|SHAVE}} | ||
| − | {{microarchitecture}} | + | {{microarchitecture |
| + | |atype=DSP | ||
| + | |name=SHAVE | ||
| + | |designer=Movidius | ||
| + | |manufacturer=TSMC | ||
| + | |introduction=2011 | ||
| + | |type=VLIW | ||
| + | }} | ||
'''Streaming Hybrid Architecture Vector Engine''' ('''SHAVE''') is a hybrid microarchitecture designed by [[Movidius]] for their vision processors. SHAVE is incorporated into Movidius {{movidius|Myriad}} family of vision processors. | '''Streaming Hybrid Architecture Vector Engine''' ('''SHAVE''') is a hybrid microarchitecture designed by [[Movidius]] for their vision processors. SHAVE is incorporated into Movidius {{movidius|Myriad}} family of vision processors. | ||
Revision as of 08:04, 10 March 2018
| Edit Values | |
| SHAVE µarch | |
| General Info | |
| Arch Type | DSP |
| Designer | Movidius |
| Manufacturer | TSMC |
| Introduction | 2011 |
| Pipeline | |
| Type | VLIW |
Streaming Hybrid Architecture Vector Engine (SHAVE) is a hybrid microarchitecture designed by Movidius for their vision processors. SHAVE is incorporated into Movidius Myriad family of vision processors.
Architecture
Facts about "SHAVE v2.0 - Microarchitectures - Intel Movidius"
| codename | SHAVE v2.0 + |
| designer | Movidius + |
| first launched | 2011 + |
| full page name | movidius/microarchitectures/shave v2.0 + |
| instance of | microarchitecture + |
| instruction set architecture | SHAVE + and SPARC v8 + |
| manufacturer | TSMC + |
| name | SHAVE v2.0 + |
| phase-out | 2014 + |
| process | 65 nm (0.065 μm, 6.5e-5 mm) + |