From WikiChip
Difference between revisions of "risc-v/microarchitectures"
(→List of Microarchitectures) |
|||
Line 2: | Line 2: | ||
Various '''microarchitectures''' have been designed for [[RISC-V]] by a number of companies. Below is a list of those microarchitectures. | Various '''microarchitectures''' have been designed for [[RISC-V]] by a number of companies. Below is a list of those microarchitectures. | ||
− | == List of | + | == List of RISC-V microarchitectures == |
{| class="wikitable" | {| class="wikitable" | ||
! Designer !! ISA !! Microarchitectures | ! Designer !! ISA !! Microarchitectures |
Revision as of 18:36, 1 March 2018
RISC-V
Instruction Set Architecture
Instruction Set Architecture
General
Base Variants(base)
Standard Extensions(all)
Topics
- Foundation
- Non-Standard Extensions
- Addressing Modes
- Registers
- Assembly
- Interrupts
- Microarchitectures
Various microarchitectures have been designed for RISC-V by a number of companies. Below is a list of those microarchitectures.
List of RISC-V microarchitectures
Designer | ISA | Microarchitectures |
---|---|---|
SiFive | RV32IMAC | E31 |
RV64IMAC | E51 | |
RV64GC | E54-MC | |
Andes | RV32IMAC | N25 |
Esperanto | RV64GC | ET-Minion, ET-Maxion |
Nvidia | RV64I | NV-RISCV |
Codasip | RV32E | CODIX-BK1 |
RV32E, RV32I | CODIX-BK3 | |
RV32I/RV64I | CODIX-BK5 |