Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "via technologies/microarchitectures/isaiah"
| Line 10: | Line 10: | ||
|cores=2 | |cores=2 | ||
|cores 2=4 | |cores 2=4 | ||
| − | |isa=x86- | + | |isa=x86-64 |
|predecessor=Esther | |predecessor=Esther | ||
|predecessor link=via technologies/microarchitectures/esther | |predecessor link=via technologies/microarchitectures/esther | ||
Revision as of 22:49, 14 January 2018
| Edit Values | |
| Isaiah µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | VIA Technologies |
| Manufacturer | Fujitsu, TSMC |
| Process | 65 nm, 40 nm |
| Core Configs | 2, 4 |
| Instructions | |
| ISA | x86-64 |
| Succession | |
Isaiah is the successor to Esther, an x86 microarchitecture designed by VIA Technologies for low power devices.
Facts about "Isaiah - Microarchitectures - VIA Technologies"
| codename | Isaiah + |
| core count | 2 + and 4 + |
| designer | VIA Technologies + |
| full page name | via technologies/microarchitectures/isaiah + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Fujitsu + and TSMC + |
| microarchitecture type | CPU + |
| name | Isaiah + |
| process | 65 nm (0.065 μm, 6.5e-5 mm) + and 40 nm (0.04 μm, 4.0e-5 mm) + |