From WikiChip
Difference between revisions of "amd/duron/dhm0850avs1bm"
< amd‎ | duron

m (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}})
m (Bot: moving all {{mpu}} to {{chip}})
 
Line 1: Line 1:
 
{{amd title|Duron 850 (Camaro)}}
 
{{amd title|Duron 850 (Camaro)}}
−
{{mpu
+
{{chip
 
| name                = Duron 850
 
| name                = Duron 850
 
| no image            = Yes
 
| no image            = Yes

Latest revision as of 16:07, 13 December 2017

Edit Values
Duron 850
General Info
DesignerAMD
ManufacturerAMD
Model NumberDuron 850
Part NumberDHM0850AVS1BM
MarketMobile
Introduction2001 (announced)
2001 (launched)
ShopAmazon
General Specs
FamilyDuron
SeriesDuron Mobile
LockedYes
Frequency850 MHz
Bus typeFSB
Bus speed100 MHz
Bus rate200 MT/s
Clock multiplier8.5
CPUID660
Microarchitecture
MicroarchitectureK7
Core NameMorgan
Core Family6
Core Model6
Core Stepping0, 1
Process180 nm
TechnologyCMOS
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore1.40 V ± 0.1 V
VI/O2.5 V ± 0.25 V
Tcase0 °C – 95 °C
Tstorage-40 °C – 100 °C

The Mobile Duron 850 based on the Morgan (Camaro) core was a 32-bit x86 microprocessor developed by AMD and introduced in 2001. This model was part of the second generation of the Duron family. Designed based on AMD's K7 on a 180 nm process, this MPU operated at 850 MHz with a bus capable of 200 MT/s. This particular model (the DHM0850AVS1BM) is sometimes labeled by AMD as Athlon but is shipped as Duron due to defective or disabled cache. This chip has a core model of "6" instead of "7" unlike the rest of the Camaro models.

Cache[edit]

Main article: K7 § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
1x64 KiB 2-way set associative
L1D$ 64 KiB
65,536 B
0.0625 MiB
1x64 KiB 2-way set associative
L2$ 64 KiB
0.0625 MiB
65,536 B
6.103516e-5 GiB
1x64 KiB 16-way set associative

Graphics[edit]

This SoC has no integrated graphics processing unit.

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
3DNow!3DNow! Extension
E3DNow!Extended 3DNow! Extension
SSEStreaming SIMD Extensions
  • Halt State
  • Sleep State

Documents[edit]

DataSheet[edit]

See also[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/duron/dhm0850avs1bm&oldid=69970"
Facts about "Duron 850 (Camaro) - AMD"
RDF feed
base frequency850 MHz (0.85 GHz, 850,000 kHz) +
bus rate200 MT/s (0.2 GT/s, 200,000 kT/s) +
bus speed100 MHz (0.1 GHz, 100,000 kHz) +
bus typeFSB +
clock multiplier8.5 +
core count1 +
core family6 +
core model6 +
core nameMorgan +
core stepping0 + and 1 +
core voltage1.4 V (14 dV, 140 cV, 1,400 mV) +
core voltage tolerance0.1 V +
cpuid660 +
designerAMD +
familyDuron +
first announced2001 +
first launched2001 +
full page nameamd/duron/dhm0850avs1bm +
has featureHalt State + and Sleep State +
has locked clock multipliertrue +
instance ofmicroprocessor +
io voltage2.5 V (25 dV, 250 cV, 2,500 mV) +
io voltage tolerance0.25 V +
l1d$ description2-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description2-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description16-way set associative +
l2$ size0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) +
ldate2001 +
manufacturerAMD +
market segmentMobile +
max case temperature368.15 K (95 °C, 203 °F, 662.67 °R) +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max storage temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
microarchitectureK7 +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature233.15 K (-40 °C, -40 °F, 419.67 °R) +
model numberDuron 850 +
nameDuron 850 +
part numberDHM0850AVS1BM +
process180 nm (0.18 μm, 1.8e-4 mm) +
seriesDuron Mobile +
smp max ways1 +
technologyCMOS +
thread count1 +
word size32 bit (4 octets, 8 nibbles) +