Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/tiger lake"
| Line 18: | Line 18: | ||
== Process Technology== | == Process Technology== | ||
| − | {{main|intel/microarchitectures/ | + | {{main|intel/microarchitectures/cannon lake#Process_Technology|l1=Cannon Lake § Process Technology}} |
| − | Tigerlake is set to use the same [[10 nm process]] that was designed for | + | Tigerlake is set to use the same [[10 nm process]] that was designed for Cannon Lake. |
== Architecture == | == Architecture == | ||
Revision as of 00:37, 13 December 2017
| Edit Values | |
| Tigerlake µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2019 |
| Process | 10 nm |
| Instructions | |
| ISA | x86-64 |
| Succession | |
Tigerlake (TGL) is a planned microarchitecture by Intel as a successor to Icelake. Tigerlake is expected to be fabricated using a 10 nm process. Tigerlake is the "Optimization" microarchitecture as part of Intel's PAO model.
Process Technology
- Main article: Cannon Lake § Process Technology
Tigerlake is set to use the same 10 nm process that was designed for Cannon Lake.
Architecture
Not much is known about Tigerlake's architecture.
Key changes from Icelake
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
See also
Facts about "Tiger Lake - Microarchitectures - Intel"
| codename | Tigerlake + |
| designer | Intel + |
| first launched | 2019 + |
| full page name | intel/microarchitectures/tiger lake + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Tigerlake + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |