From WikiChip
Difference between revisions of "intel/microarchitectures/nehalem (client)"
< intel‎ | microarchitectures

(Blanked the page)
m (Reverted edits by 110.54.153.108 (talk) to last revision by Nible)
Line 1: Line 1:
 +
{{intel title|Nehalem|arch}}
 +
{{microarchitecture
 +
| atype            = CPU
 +
| name            = Nehalem
 +
| designer        = Intel
 +
| manufacturer    = Intel
 +
| introduction    = August, 2008
 +
| phase-out        = March, 2010
 +
| process          = 45 nm
  
 +
| succession      = Yes
 +
| predecessor      = Penryn
 +
| predecessor link = intel/microarchitectures/penryn
 +
| successor        = Westmere
 +
| successor link  = intel/microarchitectures/westmere
 +
}}
 +
'''Nehalem''' was the [[microarchitecture]] for [[Intel]]'s [[45 nm process]] for desktops and servers as a successor to {{\\|Penryn}}. Nehalem is named after the [[wikipedia:Nehalem River|Nehalem River]]. Nehalem was replaced by the {{\\|Westmere}} microarchitecture in 2010.
 +
[[File:Nehalem.jpg|right|thumb|300px|Nehalem wafer]]
 +
 +
== Process Technology ==
 +
{| class="wikitable" style="float: right;"
 +
! colspan="2" | 45 nm Manufacturing Fabs
 +
|-
 +
! Fab !! Location
 +
|-
 +
| D1D || Hillsboro, Oregon
 +
|-
 +
| Fab 32 || Chandler, Arizona
 +
|-
 +
| Fab 28 || Kiryat Gat, Israel
 +
|}
 +
Penryn-based [[microprocessors]] were manufactured on a [[45 nm process]]. Intel's 45 nm process is the is the first high-volume manufacturing process to introduce High-k + metal gate transistors.
 +
 +
Scaling:
 +
 +
{| class="wikitable"
 +
|-
 +
! !! Core !! Nehalem !! Δ !! rowspan="7" | [[File:intel 45nm gate.png|250px]]
 +
|-
 +
| || [[65 nm]] || [[45 nm]] ||
 +
|-
 +
| Metal Layers || 8 || 9 ||
 +
|-
 +
| Gate Pitch || 220 nm || 180 nm || 0.82x
 +
|-
 +
| Interconnect Pitch || 210 nm || 160 nm || 0.76x
 +
|-
 +
| SRAM bit cell​ (HD) || 0.570 µm² || 0.346 um² || 0.61x
 +
|-
 +
| SRAM bit cell​ (LP) || 0.680 µm² || 0.382 um² || 0.56x
 +
|}
 +
 +
== Die Shot ==
 +
 +
===Bloomfield===
 +
* 263 mm²
 +
* 713,000,000 transistors
 +
* [[45 nm process]]
 +
* 4 cores
 +
 +
: [[File:nehalem die shot.png|700px]]
 +
 +
 +
===Lynfield===
 +
* 296 mm²
 +
* 774,000,000 transistors
 +
* [[45 nm process]]
 +
* 4 cores
 +
 +
: [[File:intel nehalem lynfield die shot.jpg|700px]]
 +
 +
 +
===Nehalem-EX===
 +
* 648 mm²
 +
* 2.300,000,000 transistors
 +
* [[45 nm process]]
 +
* 8 cores
 +
 +
: [[File:intel Nehalem-EX die shot.jpeg|700px]]

Revision as of 05:39, 26 October 2017

Edit Values
Nehalem µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
IntroductionAugust, 2008
Phase-outMarch, 2010
Process45 nm
Succession

Nehalem was the microarchitecture for Intel's 45 nm process for desktops and servers as a successor to Penryn. Nehalem is named after the Nehalem River. Nehalem was replaced by the Westmere microarchitecture in 2010.

Nehalem wafer

Process Technology

45 nm Manufacturing Fabs
Fab Location
D1D Hillsboro, Oregon
Fab 32 Chandler, Arizona
Fab 28 Kiryat Gat, Israel

Penryn-based microprocessors were manufactured on a 45 nm process. Intel's 45 nm process is the is the first high-volume manufacturing process to introduce High-k + metal gate transistors.

Scaling:

Core Nehalem Δ intel 45nm gate.png
65 nm 45 nm
Metal Layers 8 9
Gate Pitch 220 nm 180 nm 0.82x
Interconnect Pitch 210 nm 160 nm 0.76x
SRAM bit cell​ (HD) 0.570 µm² 0.346 um² 0.61x
SRAM bit cell​ (LP) 0.680 µm² 0.382 um² 0.56x

Die Shot

Bloomfield

nehalem die shot.png


Lynfield

intel nehalem lynfield die shot.jpg


Nehalem-EX

intel Nehalem-EX die shot.jpeg
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/nehalem_(client)&oldid=66278"
Facts about "Nehalem - Microarchitectures - Intel"
RDF feed
codenameNehalem +
designerIntel +
first launchedAugust 2008 +
full page nameintel/microarchitectures/nehalem (client) +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameNehalem +
phase-outMarch 2010 +
process45 nm (0.045 μm, 4.5e-5 mm) +