From WikiChip
Difference between revisions of "fujitsu/sparc64/sparc64 xii"
< fujitsu‎ | sparc64

Line 103: Line 103:
 
| socket 1 type      =  
 
| socket 1 type      =  
 
}}
 
}}
−
[[File:sparc64 xii wafer.jpg|right|thumb|XII Wafer]]
+
[[File:sparc64 xii wafer.jpg|right|thumb|XII Wafer]][[File:m12-2s.png|right|thumb|M12-2S server using SPARC64 XII]]
 
'''SPARC64 XII''' is a high-performance {{arch|64}} [[dodeca-core]] [[SPARC]] microprocessor designed by [[Fujitsu]] and introduced in April [[2017]].
 
'''SPARC64 XII''' is a high-performance {{arch|64}} [[dodeca-core]] [[SPARC]] microprocessor designed by [[Fujitsu]] and introduced in April [[2017]].
  

Revision as of 23:53, 12 April 2017

Template:mpu

XII Wafer
M12-2S server using SPARC64 XII

SPARC64 XII is a high-performance 64-bit dodeca-core SPARC microprocessor designed by Fujitsu and introduced in April 2017.

Cache

New text document.svg This section is empty; you can help add the missing info by editing this page.

Expansions

New text document.svg This section is empty; you can help add the missing info by editing this page.

Die Shot

sparc64 xii die shot.png


sparc64 xii die shot (annotated).png

Retrieved from "https://en.wikichip.org/w/index.php?title=fujitsu/sparc64/sparc64_xii&oldid=41110"