From WikiChip
Difference between revisions of "loongson/godson 2/2e"
< loongson‎ | godson 2

Line 90: Line 90:
 
}}
 
}}
 
'''Godson-2E''' ('''龙芯2E''') is a {{arch|64}} [[MIPS]] performance processor developed by [[Institute of Computing Technology of the Chinese Academy of Sciences|ICT]] and later [[Loongson]] for desktop computers. Introduced in early [[2006]], the Godson-2E operates at up to 1 GHz consuming 7W. This chip was manufactured on [[STMicroelectronics]]' [[90 nm process]] and provides roughly three times the performance of {{\\|2C}}. This processor is known as [[China]]'s first processor to reach gigahertz frequency.
 
'''Godson-2E''' ('''龙芯2E''') is a {{arch|64}} [[MIPS]] performance processor developed by [[Institute of Computing Technology of the Chinese Academy of Sciences|ICT]] and later [[Loongson]] for desktop computers. Introduced in early [[2006]], the Godson-2E operates at up to 1 GHz consuming 7W. This chip was manufactured on [[STMicroelectronics]]' [[90 nm process]] and provides roughly three times the performance of {{\\|2C}}. This processor is known as [[China]]'s first processor to reach gigahertz frequency.
 +
 +
== Cache ==
 +
{{main|loongson/microarchitectures/GS464#Memory_Hierarchy|l1=GS464 § Cache}}
 +
{{cache size
 +
|l1 cache=128 KiB
 +
|l1i cache=64 KiB
 +
|l1i break=1x64 KiB
 +
|l1i desc=4-way set associative
 +
|l1d cache=64 KiB
 +
|l1d break=1x64 KiB
 +
|l1d desc=4-way set associative
 +
|l1d policy=
 +
|l2 cache=1 MiB
 +
|l2 break=1x1 MiB
 +
|l2 desc=4-way set associative
 +
|l2 policy=
 +
}}
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=DDR-333
 +
|ecc=Yes
 +
|max mem=2 GiB
 +
|controllers=1
 +
|channels=1
 +
|max bandwidth=4.962 GiB/s
 +
|bandwidth schan=4.962 GiB/s
 +
}}

Revision as of 16:25, 19 March 2017

Template:mpu Godson-2E (龙芯2E) is a 64-bit MIPS performance processor developed by ICT and later Loongson for desktop computers. Introduced in early 2006, the Godson-2E operates at up to 1 GHz consuming 7W. This chip was manufactured on STMicroelectronics' 90 nm process and provides roughly three times the performance of 2C. This processor is known as China's first processor to reach gigahertz frequency.

Cache

Main article: GS464 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
131,072 B
0.125 MiB
L1I$64 KiB
65,536 B
0.0625 MiB
1x64 KiB4-way set associative 
L1D$64 KiB
65,536 B
0.0625 MiB
1x64 KiB4-way set associative 
L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  1x1 MiB4-way set associative 

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR-333
Supports ECCYes
Max Mem2 GiB
Controllers1
Channels1
Max Bandwidth4.962 GiB/s
5,081.088 MiB/s
5.328 GB/s
5,327.907 MB/s
0.00485 TiB/s
0.00533 TB/s
Bandwidth
Single 4.962 GiB/s
Retrieved from "https://en.wikichip.org/w/index.php?title=loongson/godson_2/2e&oldid=39887"
Facts about "Godson-2E - Loongson"
RDF feed
base frequency1,000 MHz (1 GHz, 1,000,000 kHz) +
bus typeSysAD +
core count1 +
core nameGS464 +
core voltage1.2 V (12 dV, 120 cV, 1,200 mV) +
designerLoongson +
die area36 mm² (0.0558 in², 0.36 cm², 36,000,000 µm²) +
familyGodson 2 +
first announced2006 +
first launchedMarch 18, 2006 +
full page nameloongson/godson 2/2e +
has ecc memory supporttrue +
instance ofmicroprocessor +
isaMIPS64 +
isa familyMIPS +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description4-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description4-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
ldateMarch 18, 2006 +
main imageFile:godson-2e.jpg +
main image captionGodson-2E chip +
manufacturerSTMicroelectronics +
market segmentDesktop +
max cpu count1 +
max memory bandwidth4.967 GiB/s (5,086.208 MiB/s, 5.333 GB/s, 5,333.276 MB/s, 0.00485 TiB/s, 0.00533 TB/s) +
max memory channels1 +
microarchitectureGS464 +
model number2E +
nameGodson-2E +
part numberCZ70 +
power dissipation7 W (7,000 mW, 0.00939 hp, 0.007 kW) +
process90 nm (0.09 μm, 9.0e-5 mm) +
seriesGodson 2 +
smp max ways1 +
supported memory typeDDR-333 +
technologyCMOS +
thread count1 +
transistor count47,000,000 +
word size64 bit (8 octets, 16 nibbles) +