From WikiChip
Difference between revisions of "amd/athlon mp/amp1500dms3c"
< amd‎ | athlon mp

(→‎Cache)
Line 94: Line 94:
 
|l3 extra=
 
|l3 extra=
 
}}
 
}}
 +
 +
== Graphics ==
 +
This MPU has no integrated graphics processing unit.
 +
 +
== Features ==
 +
{{mpu features
 +
| mmx        = Yes
 +
| emmx        = Yes
 +
| 3dnow      = Yes
 +
| e3dnow      = Yes
 +
| sse        = Yes
 +
}}
 +
* Advanced Configuration and Power Interface [[has feature::ACPI| ]]
 +
** [[has feature::Halt State]]
 +
** [[has feature::Stop Grant State]]

Revision as of 00:49, 17 November 2016

Template:mpu The Athlon MP 1500+ (OPN AMP1500DMS3C) based on the Palomino core was a 32-bit x86 multiprocessor developed by AMD and introduced in late 2001 for the server and workstation market. This MPU operated at 1.33 GHz with a FSB transfer rate of 266 MT/s (x10 multiplier). This processor, which was based on the K7 microarchitecture, was manufactured on a mature 180 nm copper interconnect technology at AMD's Fab 30 in Dresden, Germany.

Cache

Main article: K7 § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
1x64 KiB 2-way set associative
L1D$ 64 KiB
65,536 B
0.0625 MiB
1x64 KiB 2-way set associative
L2$ 256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
1x256 KiB 16-way set associative

Graphics

This MPU has no integrated graphics processing unit.

Features

Template:mpu features

  • Advanced Configuration and Power Interface
    • Halt State
    • Stop Grant State
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/athlon_mp/amp1500dms3c&oldid=27716"
Facts about "Athlon MP 1500+ - AMD"
RDF feed
has featureACPI +, Halt State + and Stop Grant State +
l1d$ description2-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description2-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description16-way set associative +
l2$ size0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +