From WikiChip
Difference between revisions of "Template:logic gate"

Line 13: Line 13:
 
|-
 
|-
 
|
 
|
{| class="wikitable" style="width:100%; text-align: center;"
+
{{{truth table}}}
! colspan="2" | Inputs !! Outputs
 
|-
 
! A !! B !! Q
 
|-
 
| 0 || 0 || 0
 
|-
 
| 0 || 1 || 0
 
|-
 
| 1 || 0 || 0
 
|-
 
| 1 || 1 || 1
 
|}
 
 
|-
 
|-
 
|
 
|

Revision as of 13:16, 21 November 2015


AND Gate
ANSI Symbol
and gate (ansi).svg
Functional
and gate functional.gif
Truth Table
Inputs Outputs
A B Q
0 0 0
0 1 0
1 0 0
1 1 1
Other Gates
Buffer TriBuffer NOT
AND OR XOR
NAND NOR XNOR
Trans AOI OAI
MAJ INH IMPLY
NIMPLY
Other Components
Plexers
MUX DEMUX Encoder
Decoder Pri-Encoder
ALU
Adder Subtractor Multiplier
Divider Shifter Rotator
MAC Comparator Negator
Memory
D latch D flip-flop SR latch
JK flip-flop T flip-flop Register
Register file SRAM Counter
ROM CAM DRAM
I/O
Shift register SIPO PISO
ADC DAC
{{logic gate
|title = AND Gate
|name = AND
}}