-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "Template:logic gate"
Line 13: | Line 13: | ||
|- | |- | ||
| | | | ||
− | { | + | {{{truth table}}} |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|- | |- | ||
| | | |
Revision as of 13:16, 21 November 2015
AND Gate | ||||||||||||||||||
ANSI Symbol | ||||||||||||||||||
Functional | ||||||||||||||||||
Truth Table | ||||||||||||||||||
| ||||||||||||||||||
| ||||||||||||||||||
|
{{logic gate |title = AND Gate |name = AND }}