From WikiChip
Difference between revisions of "amd/microarchitectures/zen 5"
(A small amount of published information has been changed.) |
|||
Line 20: | Line 20: | ||
|cores 13=36 | |cores 13=36 | ||
|cores 14=24 | |cores 14=24 | ||
− | |cores | + | |cores 18=18 |
− | |cores 16= | + | |cores 16=16 |
+ | |cores 8=8 | ||
+ | |cores 6=6 | ||
|processing elements=512 | |processing elements=512 | ||
|processing elements 2=448 | |processing elements 2=448 | ||
Line 55: | Line 57: | ||
|succession=Yes | |succession=Yes | ||
}} | }} | ||
− | '''Zen 5''' is a | + | '''Zen 5''' is a [[microarchitecture]]Already released and sold being by [[AMD]] as a successor to {{\\|Zen 4}}. |
== History == | == History == | ||
Line 86: | Line 88: | ||
== Process Technology == | == Process Technology == | ||
− | Zen 5 is | + | Zen 5 is to be produced on a 4nm process,Zen 5c is to be produced on a 3nm process. |
== Architecture == | == Architecture == | ||
− | |||
− | + | LITTLE design | |
− | - | + | -Improved 16% IPC and clock speed |
- possibly more L3 cache per chiplet | - possibly more L3 cache per chiplet | ||
Latest revision as of 12:54, 29 October 2024
Edit Values | |
Zen 5 µarch | |
General Info | |
Arch Type | CPU |
Designer | AMD |
Manufacturer | TSMC |
Process | N4X |
Core Configs | 256, 224, 192, 144, 128, 6, 72, 8, 56, 48, 32, 28, 36, 24 |
PE Configs | 512, 448, 384, 288, 256, 192, 144, 128, 112, 96, 64, 56, 60, 40, 30, 20 |
Pipeline | |
Type | Superscalar |
OoOE | Yes |
Speculative | Yes |
Reg Renaming | Yes |
Instructions | |
ISA | x86-64, AVX512, AMX (Advanced Matrix Extensions) |
Cores | |
Core Names | Turin (EPYC server multiprocessor), Da Vinci (Threadripper Workstation), Granite Ridge (Gaming Desktop CPU), Strix Point (Gaming APU with RDNA3 or RDNA4) |
Succession | |
Zen 5 is a microarchitectureAlready released and sold being by AMD as a successor to Zen 4.
Contents
History[edit]
Zen 5 was first mentioned by lead architect Michael Clark during a discussion on April 9th, 2018[1].
Codenames[edit]
Product Codenames:
Core | C/T | Target |
---|---|---|
Turin | Up to ?/? | High-end server multiprocessors |
Da Vinci | Up to ?/? | Workstation & enthusiasts market processors |
Granite Ridge | Up to ?/? | Mainstream to high-end desktops & enthusiasts market processors |
Strix Point | Up to ?/? | Mainstream desktop & mobile processors with GPU |
Architectural Codenames:
Arch | Codename |
---|---|
Core | Nirvana |
CCD | Eldora |
Process Technology[edit]
Zen 5 is to be produced on a 4nm process,Zen 5c is to be produced on a 3nm process.
Architecture[edit]
LITTLE design -Improved 16% IPC and clock speed - possibly more L3 cache per chiplet
Key changes from Zen 4[edit]
This section is empty; you can help add the missing info by editing this page. |
Designers[edit]
- David Suggs, chief architect
Bibliography[edit]
See Also[edit]
- AMD Zen
- Intel Meteor Lake
Facts about "Zen 5 - Microarchitectures - AMD"
codename | Zen 5 + |
core count | 256 +, 224 +, 192 +, 144 +, 128 +, 6 +, 72 +, 8 +, 56 +, 48 +, 32 +, 28 +, 36 + and 24 + |
designer | AMD + |
full page name | amd/microarchitectures/zen 5 + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + and AVX512, AMX (Advanced Matrix Extensions) + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Zen 5 + |
processing element count | 512 +, 448 +, 384 +, 288 +, 256 +, 192 +, 144 +, 128 +, 112 +, 96 +, 64 +, 56 +, 60 +, 40 +, 30 + and 20 + |