From WikiChip
Difference between revisions of "annapurna labs/graviton/graviton3"
< annapurna labs

Line 30: Line 30:
 
|contemporary link=annapurna_labs/graviton/graviton3e
 
|contemporary link=annapurna_labs/graviton/graviton3e
 
}}
 
}}
 +
'''AWS Graviton3''' is a [[tetrahexaconta-core]] [[ARMv8]] microprocessor designed by [[Amazon]] ([[Annapurna Labs]]) for Amazon's own infrastructure. Graviton3 is a [[5 nm]] 7-chiplet design SoC based on the Arm [[CMN-650 mesh interconnect]] and [[Neoverse V1]] core microarchitecture. This chip supports octa-channel DDR5-4800 ECC memory along with 32 lanes of PCIe 5.0.

Revision as of 00:40, 12 December 2023

Edit Values
AWS Graviton3
graviton3.png
Graviton3 Package Front
graviton3(2).png
General Info
DesignerAnnapurna Labs
ManufacturerTSMC
MarketServer
IntroductionNovember 30, 2021 (announced)
November 30, 2021 (launched)
General Specs
FamilyGraviton
Frequency2,600 MHz
Microarchitecture
ISAARMv8.4-A (ARM)
MicroarchitectureNeoverse V1
Process5 nm
Transistors55,000,000,000
TechnologyCMOS
MCPYes (7 dies)
Word Size64 bit
Cores64
Threads64
Succession
Contemporary
Graviton3E

AWS Graviton3 is a tetrahexaconta-core ARMv8 microprocessor designed by Amazon (Annapurna Labs) for Amazon's own infrastructure. Graviton3 is a 5 nm 7-chiplet design SoC based on the Arm CMN-650 mesh interconnect and Neoverse V1 core microarchitecture. This chip supports octa-channel DDR5-4800 ECC memory along with 32 lanes of PCIe 5.0.

base frequency2,600 MHz (2.6 GHz, 2,600,000 kHz) +
core count64 +
designerAnnapurna Labs +
die count7 +
familyGraviton +
first announcedNovember 30, 2021 +
first launchedNovember 30, 2021 +
full page nameannapurna labs/graviton/graviton3 +
instance ofmicroprocessor +
is multi-chip packagetrue +
isaARMv8.4-A +
isa familyARM +
ldateNovember 30, 2021 +
main imageFile:graviton3.png +
main image captionGraviton3 Package Front +
manufacturerTSMC +
market segmentServer +
microarchitectureNeoverse V1 +
nameAWS Graviton3 +
process5 nm (0.005 μm, 5.0e-6 mm) +
technologyCMOS +
thread count64 +
transistor count55,000,000,000 +
word size64 bit (8 octets, 16 nibbles) +