Difference between revisions of "intel/xeon gold/6230r"

	Edit Values
	Xeon Gold 6230R
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	6230R
Market	Server
Introduction	February 24, 2020 (announced); February 24, 2020 (launched)
Release Price	$1,900.00 (tray); $1,894.00 (box)
Shop	Amazon
	General Specs
Family	Xeon Gold
Series	6200
Locked	Yes
Frequency	2,100 MHz
Turbo Frequency	4,000 MHz (1 core)
Bus type	DMI 3.0
Bus rate	4 × 8 GT/s
Clock multiplier	21
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Cascade Lake
Platform	Purley
Chipset	Lewisburg
Core Name	Cascade Lake R
Core Family	6
Core Model	85
Process	14 nm
Technology	CMOS
Word Size	64 bit
Cores	26
Threads	52
Max Memory	1 TiB
	Multiprocessing
Max SMP	2-Way (Multiprocessor)
Interconnect	UPI
Interconnect Links	2
Interconnect Rate	10.4 GT/s
	Electrical
TDP	150 W
Tcase	0 °C – 85 °C
	Packaging
Package	FCLGA-3647 (FCLGA)
Dimension	76.16 mm × 56.6 mm
Pitch	0.8585 mm × 0.9906 mm
Contacts	3647
Socket	Socket P, LGA-3647
	Succession
	Xeon Gold 6230

Revision as of 01:17, 28 February 2020

Xeon Gold 6230R is a 64-bit 26-core x86 high performance server microprocessor introduced by Intel in early 2020. The Gold 6230R is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports 2-way multiprocessing, sports 2 AVX-512 FMA units as well as two Ultra Path Interconnect links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.1 GHz with a TDP of 150 W and features a turbo boost frequency of up to 4.0 GHz.

Cache

Main article: Cascade Lake § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

1.625 MiB

1,664 KiB
1,703,936 B

L1I$	832 KiB 851,968 B 0.813 MiB	26x32 KiB	8-way set associative
L1D$	832 KiB 851,968 B 0.813 MiB	26x32 KiB	8-way set associative	write-back

L2$

26 MiB

26,624 KiB
27,262,976 B
0.0254 GiB

		26x1 MiB	16-way set associative	write-back

L3$

35.75 MiB

36,608 KiB
37,486,592 B
0.0349 GiB

		26x1.375 MiB	11-way set associative	write-back

Memory controller

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	DDR4-2933
Supports ECC	Yes
Max Mem	1 TiB
Controllers	2
Channels	6
Max Bandwidth	131.13 GiB/s 134,277.12 MiB/s 140.8 GB/s 140,799.765 MB/s 0.128 TiB/s 0.141 TB/s
Bandwidth	Single 21.86 GiB/s Double 43.71 GiB/s Quad 87.42 GiB/s Hexa 131.13 GiB/s

@@ Line 66: / Line 66: @@
 |l3 desc=11-way set associative
 |l3 policy=write-back
+}}
+== Memory controller ==
+{{memory controller
+|type=DDR4-2933
+|ecc=Yes
+|max mem=1 TiB
+|controllers=2
+|channels=6
+|max bandwidth=131.13 GiB/s
+|bandwidth schan=21.86 GiB/s
+|bandwidth dchan=43.71 GiB/s
+|bandwidth qchan=87.42 GiB/s
+|bandwidth hchan=131.13 GiB/s
 }}

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon Gold 6230R - Intel#pcie +
base frequency	2,100 MHz (2.1 GHz, 2,100,000 kHz) +
bus links	4 +
bus rate	8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus type	DMI 3.0 +
chipset	Lewisburg +
clock multiplier	21 +
core count	26 +
core family	6 +
core model	85 +
core name	Cascade Lake R +
designer	Intel +
family	Xeon Gold +
first announced	February 24, 2020 +
first launched	February 24, 2020 +
full page name	intel/xeon gold/6230r +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has advanced vector extensions 512	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions + and Deep Learning Boost +
has intel deep learning boost	true +
has intel enhanced speedstep technology	true +
has intel speed shift technology	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	1,664 KiB (1,703,936 B, 1.625 MiB) +
l1d$ description	8-way set associative +
l1d$ size	832 KiB (851,968 B, 0.813 MiB) +
l1i$ description	8-way set associative +
l1i$ size	832 KiB (851,968 B, 0.813 MiB) +
l2$ description	16-way set associative +
l2$ size	26 MiB (26,624 KiB, 27,262,976 B, 0.0254 GiB) +
l3$ description	11-way set associative +
l3$ size	35.75 MiB (36,608 KiB, 37,486,592 B, 0.0349 GiB) +
ldate	February 24, 2020 +
main image	+
manufacturer	Intel +
market segment	Server +
max case temperature	358.15 K (85 °C, 185 °F, 644.67 °R) +
max cpu count	2 +
max memory	1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) +
max memory bandwidth	131.13 GiB/s (134,277.12 MiB/s, 140.8 GB/s, 140,799.765 MB/s, 0.128 TiB/s, 0.141 TB/s) +
max memory channels	6 +
microarchitecture	Cascade Lake +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
model number	6230R +
name	Xeon Gold 6230R +
number of avx-512 execution units	2 +
package	FCLGA-3647 +
platform	Purley +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 1,900.00 (€ 1,710.00, £ 1,539.00, ¥ 196,327.00) + and $ 1,894.00 (€ 1,704.60, £ 1,534.14, ¥ 195,707.02) +
release price (box)	$ 1,894.00 (€ 1,704.60, £ 1,534.14, ¥ 195,707.02) +
release price (tray)	$ 1,900.00 (€ 1,710.00, £ 1,539.00, ¥ 196,327.00) +
series	6200 +
smp interconnect	UPI +
smp interconnect links	2 +
smp interconnect rate	10.4 GT/s +
smp max ways	2 +
socket	Socket P + and LGA-3647 +
supported memory type	DDR4-2933 +
tdp	150 W (150,000 mW, 0.201 hp, 0.15 kW) +
technology	CMOS +
thread count	52 +
turbo frequency (1 core)	4,000 MHz (4 GHz, 4,000,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Revision as of 01:17, 28 February 2020

Cache

Memory controller