|
|
Line 1: |
Line 1: |
| {{intel title|Xeon Gold 6230}} | | {{intel title|Xeon Gold 6230}} |
− | {{chip | + | {{chip}} |
− | |name=Xeon Gold 6230
| + | '''Xeon Gold 6230''' is a {{arch|64}} [[20-core]] [[x86]] high performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Gold 6230 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports 4-way multiprocessing, sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.1 GHz with a TDP of 125 W and features a {{intel|turbo boost}} frequency of up to 3.9 GHz. |
− | |image=skylake sp (basic).png
| |
− | |designer=Intel
| |
− | |manufacturer=Intel
| |
− | |model number=6230
| |
− | |market=Server
| |
− | |first announced=March, 2019
| |
− | |first launched=March, 2019
| |
− | |family=Xeon Gold
| |
− | |series=6000
| |
− | |locked=Yes
| |
− | |frequency=2,100 MHz
| |
− | |turbo frequency1=3,900 MHz
| |
− | |bus type=DMI 3.0
| |
− | |bus links=4
| |
− | |bus rate=8 GT/s
| |
− | |clock multiplier=21
| |
− | |cpuid=0x50655
| |
− | |isa=x86-64
| |
− | |isa family=x86
| |
− | |microarch=Cascade Lake
| |
− | |platform=Purley
| |
− | |chipset=Lewisburg
| |
− | |core name=Cascade Lake SP
| |
− | |core family=6
| |
− | |process=14 nm
| |
− | |technology=CMOS
| |
− | |word size=64 bit
| |
− | |core count=20
| |
− | |thread count=40
| |
− | |max cpus=4
| |
− | |tdp=125 W
| |
− | |package module 1={{packages/intel/fclga-3647}}
| |
− | }} | |
− | '''Xeon Gold 6230''' is a {{arch|64}} [[20-core]] [[x86]] high performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Gold 6230 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports 4-way multiprocessing, sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory and persistent memory, operates at 2.1 GHz with a TDP of 125 W and features a {{intel|turbo boost}} frequency of up to 3.9 GHz. | |
− | | |
− | | |
− | == Cache ==
| |
− | {{main|intel/microarchitectures/cascade lake#Memory_Hierarchy|l1=Cascade Lake § Cache}}
| |
− | {{cache size
| |
− | |l1 cache=1.25 MiB
| |
− | |l1i cache=640 KiB
| |
− | |l1i break=20x32 KiB
| |
− | |l1i desc=8-way set associative
| |
− | |l1d cache=640 KiB
| |
− | |l1d break=20x32 KiB
| |
− | |l1d desc=8-way set associative
| |
− | |l1d policy=write-back
| |
− | |l2 cache=20 MiB
| |
− | |l2 break=20x1 MiB
| |
− | |l2 desc=16-way set associative
| |
− | |l2 policy=write-back
| |
− | |l3 cache=27.5 MiB
| |
− | |l3 break=20x1.375 MiB
| |
− | |l3 desc=11-way set associative
| |
− | |l3 policy=write-back
| |
− | }}
| |
− | | |
− | == Memory controller ==
| |
− | {{memory controller
| |
− | |type=DDR4-2933
| |
− | |ecc=Yes
| |
− | |max mem=1 TiB
| |
− | |controllers=2
| |
− | |channels=6
| |
− | |max bandwidth=140.76 GiB/s
| |
− | |bandwidth schan=23.46 GiB/s
| |
− | |bandwidth dchan=46.92 GiB/s
| |
− | |bandwidth qchan=93.84 GiB/s
| |
− | |bandwidth hchan=140.76 GiB/s
| |
− | }}
| |
− | | |
− | == Expansions ==
| |
− | {{expansions
| |
− | | pcie revision = 3.0
| |
− | | pcie lanes = 48
| |
− | | pcie config = x16
| |
− | | pcie config 2 = x8
| |
− | | pcie config 3 = x4
| |
− | }}
| |
− | | |
− | == Features ==
| |
− | {{x86 features
| |
− | |real=Yes
| |
− | |protected=Yes
| |
− | |smm=Yes
| |
− | |fpu=Yes
| |
− | |x8616=Yes
| |
− | |x8632=Yes
| |
− | |x8664=Yes
| |
− | |nx=Yes
| |
− | |mmx=Yes
| |
− | |emmx=Yes
| |
− | |sse=Yes
| |
− | |sse2=Yes
| |
− | |sse3=Yes
| |
− | |ssse3=Yes
| |
− | |sse41=Yes
| |
− | |sse42=Yes
| |
− | |sse4a=No
| |
− | |avx=Yes
| |
− | |avx2=Yes
| |
− | |avx512f=Yes
| |
− | |avx512cd=Yes
| |
− | |avx512er=No
| |
− | |avx512pf=No
| |
− | |avx512bw=Yes
| |
− | |avx512dq=Yes
| |
− | |avx512vl=Yes
| |
− | |avx512ifma=No
| |
− | |avx512vbmi=No
| |
− | |avx5124fmaps=No
| |
− | |avx512vnni=Yes
| |
− | |avx5124vnniw=No
| |
− | |avx512vpopcntdq=No
| |
− | |abm=Yes
| |
− | |tbm=No
| |
− | |bmi1=Yes
| |
− | |bmi2=Yes
| |
− | |fma3=Yes
| |
− | |fma4=No
| |
− | |aes=Yes
| |
− | |rdrand=Yes
| |
− | |sha=No
| |
− | |xop=No
| |
− | |adx=Yes
| |
− | |clmul=Yes
| |
− | |f16c=Yes
| |
− | |bfloat16=No
| |
− | |tbt1=No
| |
− | |tbt2=Yes
| |
− | |tbmt3=No
| |
− | |bpt=No
| |
− | |eist=Yes
| |
− | |sst=Yes
| |
− | |flex=No
| |
− | |fastmem=No
| |
− | |ivmd=Yes
| |
− | |intelnodecontroller=Yes
| |
− | |intelnode=Yes
| |
− | |kpt=Yes
| |
− | |ptt=Yes
| |
− | |intelrunsure=Yes
| |
− | |mbe=Yes
| |
− | |isrt=No
| |
− | |sba=No
| |
− | |mwt=No
| |
− | |sipp=No
| |
− | |att=No
| |
− | |ipt=No
| |
− | |tsx=Yes
| |
− | |txt=Yes
| |
− | |ht=Yes
| |
− | |vpro=Yes
| |
− | |vtx=Yes
| |
− | |vtd=Yes
| |
− | |ept=Yes
| |
− | |mpx=No
| |
− | |sgx=No
| |
− | |securekey=No
| |
− | |osguard=No
| |
− | |intqat=No
| |
− | |dlboost=Yes
| |
− | |3dnow=No
| |
− | |e3dnow=No
| |
− | |smartmp=No
| |
− | |powernow=No
| |
− | |amdvi=No
| |
− | |amdv=No
| |
− | |amdsme=No
| |
− | |amdtsme=No
| |
− | |amdsev=No
| |
− | |rvi=No
| |
− | |smt=No
| |
− | |sensemi=No
| |
− | |xfr=No
| |
− | |xfr2=No
| |
− | |mxfr=No
| |
− | |amdpb=No
| |
− | |amdpb2=No
| |
− | |amdpbod=No
| |
− | }}
| |
− | | |
− | | |
− | == Frequencies ==
| |
− | {{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
| |
− | {{frequency table
| |
− | |freq_base=2,100 MHz
| |
− | |freq_1=3,900 MHz
| |
− | |freq_2=3,900 MHz
| |
− | |freq_3=3,700 MHz
| |
− | |freq_4=3,700 MHz
| |
− | |freq_5=3,600 MHz
| |
− | |freq_6=3,600 MHz
| |
− | |freq_7=3,600 MHz
| |
− | |freq_8=3,600 MHz
| |
− | |freq_9=3,400 MHz
| |
− | |freq_10=3,400 MHz
| |
− | |freq_11=3,400 MHz
| |
− | |freq_12=3,400 MHz
| |
− | |freq_13=3,000 MHz
| |
− | |freq_14=3,000 MHz
| |
− | |freq_15=3,000 MHz
| |
− | |freq_16=3,000 MHz
| |
− | |freq_17=2,800 MHz
| |
− | |freq_18=2,800 MHz
| |
− | |freq_19=2,800 MHz
| |
− | |freq_20=2,800 MHz
| |
− | |freq_avx2_base=1,600 MHz
| |
− | |freq_avx2_1=3,800 MHz
| |
− | |freq_avx2_2=3,800 MHz
| |
− | |freq_avx2_3=3,600 MHz
| |
− | |freq_avx2_4=3,600 MHz
| |
− | |freq_avx2_5=3,400 MHz
| |
− | |freq_avx2_6=3,400 MHz
| |
− | |freq_avx2_7=3,400 MHz
| |
− | |freq_avx2_8=3,400 MHz
| |
− | |freq_avx2_9=2,900 MHz
| |
− | |freq_avx2_10=2,900 MHz
| |
− | |freq_avx2_11=2,900 MHz
| |
− | |freq_avx2_12=2,900 MHz
| |
− | |freq_avx2_13=2,600 MHz
| |
− | |freq_avx2_14=2,600 MHz
| |
− | |freq_avx2_15=2,600 MHz
| |
− | |freq_avx2_16=2,600 MHz
| |
− | |freq_avx2_17=2,400 MHz
| |
− | |freq_avx2_18=2,400 MHz
| |
− | |freq_avx2_19=2,400 MHz
| |
− | |freq_avx2_20=2,400 MHz
| |
− | |freq_avx512_base=1,100 MHz
| |
− | |freq_avx512_1=3,700 MHz
| |
− | |freq_avx512_2=3,700 MHz
| |
− | |freq_avx512_3=3,500 MHz
| |
− | |freq_avx512_4=3,500 MHz
| |
− | |freq_avx512_5=2,800 MHz
| |
− | |freq_avx512_6=2,800 MHz
| |
− | |freq_avx512_7=2,800 MHz
| |
− | |freq_avx512_8=2,800 MHz
| |
− | |freq_avx512_9=2,400 MHz
| |
− | |freq_avx512_10=2,400 MHz
| |
− | |freq_avx512_11=2,400 MHz
| |
− | |freq_avx512_12=2,400 MHz
| |
− | |freq_avx512_13=2,100 MHz
| |
− | |freq_avx512_14=2,100 MHz
| |
− | |freq_avx512_15=2,100 MHz
| |
− | |freq_avx512_16=2,100 MHz
| |
− | |freq_avx512_17=2,000 MHz
| |
− | |freq_avx512_18=2,000 MHz
| |
− | |freq_avx512_19=2,000 MHz
| |
− | |freq_avx512_20=2,000 MHz
| |
− | }}
| |
Revision as of 20:27, 7 May 2019
Xeon Gold 6230 is a 64-bit 20-core x86 high performance server microprocessor introduced by Intel in early 2019. The Gold 6230 is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports 4-way multiprocessing, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.1 GHz with a TDP of 125 W and features a turbo boost frequency of up to 3.9 GHz.