Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/tiger lake"
| Line 20: | Line 20: | ||
== Process Technology== | == Process Technology== | ||
{{main|intel/microarchitectures/cannon lake#Process_Technology|l1=Cannon Lake § Process Technology}} | {{main|intel/microarchitectures/cannon lake#Process_Technology|l1=Cannon Lake § Process Technology}} | ||
| − | Tiger Lake | + | Tiger Lake will be manufactured on Intel's second generation enhanced [[10 nm process|10nm+ process]]. |
== Architecture == | == Architecture == | ||
Revision as of 19:42, 12 May 2019
| Edit Values | |
| Tiger Lake µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2020 |
| Process | 10 nm |
| Instructions | |
| ISA | x86-64 |
| Succession | |
| Contemporary | |
| Sapphire Rapids | |
Tiger Lake (TGL) is Intel's successor to Ice Lake, a 10nm microarchitecture for mainstream workstations, desktops, and mobile devices.
Process Technology
- Main article: Cannon Lake § Process Technology
Tiger Lake will be manufactured on Intel's second generation enhanced 10nm+ process.
Architecture
Not much is known about Tiger Lake's architecture.
Key changes from Ice Lake
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Facts about "Tiger Lake - Microarchitectures - Intel"
| codename | Tiger Lake + |
| designer | Intel + |
| first launched | 2020 + |
| full page name | intel/microarchitectures/tiger lake + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Tiger Lake + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |