Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "samsung/microarchitectures/m5"
(m5) |
|||
| Line 5: | Line 5: | ||
|designer=Samsung | |designer=Samsung | ||
|manufacturer=Samsung | |manufacturer=Samsung | ||
| − | |introduction= | + | |introduction=2020 |
|process=8 nm | |process=8 nm | ||
|predecessor=M4 | |predecessor=M4 | ||
Revision as of 00:07, 14 January 2019
| Edit Values | |
| Mongoose 5 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Samsung |
| Manufacturer | Samsung |
| Introduction | 2020 |
| Process | 8 nm |
| Succession | |
Exynos Mongoose 5 (M5) is the successor to the Mongoose 4, a 7 nm ARM microarchitecture designed by Samsung for their consumer electronics.
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Facts about "Exynos M5 - Microarchitectures - Samsung"
| codename | Lion M5 + |
| core count | 2 + |
| designer | Samsung + |
| first launched | 2020 + |
| full page name | samsung/microarchitectures/m5 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8.2 + |
| manufacturer | Samsung + |
| microarchitecture type | CPU + |
| name | Lion M5 + |
| pipeline stages | 16 + |
| process | 7 nm (0.007 μm, 7.0e-6 mm) + |