From WikiChip
Difference between revisions of "intel/microarchitectures/sunny cove"
(stub page) |
(→Key changes from {{\\|Skylake}}) |
||
Line 17: | Line 17: | ||
== Architecture == | == Architecture == | ||
− | === Key changes from {{\\|Skylake}}=== | + | === Key changes from {{\\|Skylake (Server)}}=== |
{{future information}} | {{future information}} |
Revision as of 19:48, 20 December 2018
Edit Values | |
Sunny Cove µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | 2019 |
Process | 10 nm |
Instructions | |
ISA | x86-64 |
Succession | |
Sunny Cove is a high-performance 10 nm x86 core microarchitecture designed by Intel for an array of server and client products.
Process Technology
Sunny Cove is designed to take advantage of Intel's 10 nm process.
Architecture
Key changes from Skylake (Server)
Facts about "Sunny Cove - Microarchitectures - Intel"
codename | Sunny Cove + |
designer | Intel + |
first launched | 2019 + |
full page name | intel/microarchitectures/sunny cove + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Sunny Cove + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |