Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "cavium/ccpi"
(→Data Rates) |
|||
| Line 11: | Line 11: | ||
<tr><th>Lanes/Link</th><td>24</td><td>24</td></tr> | <tr><th>Lanes/Link</th><td>24</td><td>24</td></tr> | ||
<tr><th>Rate/Link</th><td>30 GB/s<br>240 Gb/s</td><td>75 GB/s<br>600 Gb/s</td></tr> | <tr><th>Rate/Link</th><td>30 GB/s<br>240 Gb/s</td><td>75 GB/s<br>600 Gb/s</td></tr> | ||
| − | <tr><th>BiDir BW/Link</th><td> | + | <tr><th>BiDir BW/Link</th><td>60 GB/s</td><td>150 GB/s</td></tr> |
</table> | </table> | ||
Revision as of 09:12, 16 December 2018
| Interconnect Architectures | |
 | |
| Concepts | |
| General | |
| Peripheral | |
| Storage Devices | |
| Audio Devices | |
Cavium Coherent Processor Interconnect (CCPI') is an interconnect architecture designed by Cavium for their microprocessors.
Overview
CCPI is a cache coherent interconnect architecture designed by Cavium for their various microprocessors. CCPI is used to support symmetric multiprocessing on the ThunderX and ThunderX2 families.
Data Rates
| CCPI | CCPI2 | |
|---|---|---|
| Signaling Rate | 10 GT/s | 25 GT/s |
| Lanes/Link | 24 | 24 |
| Rate/Link | 30 GB/s 240 Gb/s | 75 GB/s 600 Gb/s |
| BiDir BW/Link | 60 GB/s | 150 GB/s |
 |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |