Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "hisilicon/kunpeng/920-6426"
| Line 24: | Line 24: | ||
|max memory=512 GiB | |max memory=512 GiB | ||
}} | }} | ||
| − | '''Hi1620''' is a planned [[octatetraconta-core]] {{arch|64}} [[ARM]] server microprocessor set to be introduced by HiSilicon in late-2018. Fabricated by [[TSMC]] on a [[7 nm process]], this chip incorporates | + | '''Hi1620''' is a planned [[octatetraconta-core]] {{arch|64}} [[ARM]] server microprocessor set to be introduced by HiSilicon in late-2018. Fabricated by [[TSMC]] on a [[7 nm process]], this chip incorporates 64 {{armh|Ares|l=arch}} cores operating at up to 3 GHz. The Hi1620 supports up to 1 TiB of octa-channel DDR4-3200 memory. |
{{unknown features}} | {{unknown features}} | ||
| + | |||
== Cache == | == Cache == | ||
| − | {{main|arm holdings/microarchitectures/ | + | {{main|arm holdings/microarchitectures/ares#Memory_Hierarchy|l1=Ares § Cache}} |
{{cache size | {{cache size | ||
| − | |l1 cache= | + | |l1 cache=8 MiB |
| − | |l1i cache= | + | |l1i cache=4 MiB |
| − | |l1i break= | + | |l1i break=64x64 KiB |
| − | + | |l1d cache=4 MiB | |
| − | |l1d cache= | + | |l1d break=64x64 KiB |
| − | |l1d break= | + | |l2 cache=32 MiB |
| − | + | |l2 break=64x512 KiB | |
| − | |l2 cache= | + | |l3 cache=64 MiB |
| − | |l2 break= | + | |l3 break=64x1 MiB |
| − | |||
| − | |l3 cache= | ||
| − | |l3 break= | ||
| − | |||
}} | }} | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
| − | |type=DDR4- | + | |type=DDR4-3200 |
|ecc=Yes | |ecc=Yes | ||
| − | |max mem= | + | |max mem=1 TiB |
|controllers=1 | |controllers=1 | ||
| − | |channels= | + | |channels=8 |
|width=64 bit | |width=64 bit | ||
| − | |max bandwidth= | + | |max bandwidth=190.7 GiB/s |
| − | |bandwidth schan= | + | |bandwidth schan=23.84 GiB/s |
| − | |bandwidth dchan= | + | |bandwidth dchan=47.68 GiB/s |
| − | |bandwidth qchan= | + | |bandwidth qchan=95.37 GiB/s |
| + | |bandwidth ochan=190.7 GiB/s | ||
}} | }} | ||
Revision as of 02:36, 16 December 2018
| Edit Values | |
| Hi1620 | |
| General Info | |
| Designer | HiSilicon, ARM Holdings |
| Manufacturer | TSMC |
| Model Number | Hi1620 |
| Market | Server |
| Introduction | September, 2018 (announced) September, 2018 (launched) |
| General Specs | |
| Family | Hi16xx |
| Frequency | 3,000 MHz |
| Microarchitecture | |
| ISA | ARMv8 (ARM) |
| Microarchitecture | Ares |
| Core Name | Ares |
| Technology | CMOS |
| Word Size | 64 bit |
| Cores | 48 |
| Threads | 48 |
| Max Memory | 512 GiB |
| Multiprocessing | |
| Max SMP | 2-Way (Multiprocessor) |
Hi1620 is a planned octatetraconta-core 64-bit ARM server microprocessor set to be introduced by HiSilicon in late-2018. Fabricated by TSMC on a 7 nm process, this chip incorporates 64 Ares cores operating at up to 3 GHz. The Hi1620 supports up to 1 TiB of octa-channel DDR4-3200 memory.
 |
Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release. |
Cache
- Main article: Ares § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||||
|
||||||||||||||||
Expansions
 |
Expansion Options |
||||
|
|||||
Features
[Edit/Modify Supported Features]
 |
Supported ARM Extensions & Processor Features
|
|||
|
||||
Utilizing devices
- HiSilicon D06
This list is incomplete; you can help by expanding it.
Facts about "Kunpeng 920-6426 - HiSilicon"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Kunpeng 920-6426 - HiSilicon#pcie + |
| base frequency | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| core count | 48 + |
| core name | Ares + |
| designer | HiSilicon + and ARM Holdings + |
| family | Hi16xx + |
| first announced | September 2018 + |
| first launched | September 2018 + |
| full page name | hisilicon/kunpeng/920-6426 + |
| has ecc memory support | true + |
| instance of | microprocessor + |
| isa | ARMv8 + |
| isa family | ARM + |
| l1$ size | 8,192 KiB (8,388,608 B, 8 MiB) + |
| l1d$ size | 4,096 KiB (4,194,304 B, 4 MiB) + |
| l1i$ size | 4,096 KiB (4,194,304 B, 4 MiB) + |
| l2$ size | 32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) + |
| l3$ size | 64 MiB (65,536 KiB, 67,108,864 B, 0.0625 GiB) + |
| ldate | 3000 + |
| manufacturer | TSMC + |
| market segment | Server + |
| max cpu count | 2 + |
| max memory | 524,288 MiB (536,870,912 KiB, 549,755,813,888 B, 512 GiB, 0.5 TiB) + |
| max memory bandwidth | 190.7 GiB/s (195,276.8 MiB/s, 204.763 GB/s, 204,762.566 MB/s, 0.186 TiB/s, 0.205 TB/s) + |
| max memory channels | 8 + |
| microarchitecture | Ares + |
| model number | Hi1620 + |
| name | Hi1620 + |
| smp max ways | 2 + |
| supported memory type | DDR4-3200 + |
| technology | CMOS + |
| thread count | 48 + |
| used by | HiSilicon D06 + |
| word size | 64 bit (8 octets, 16 nibbles) + |