Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "graphcore/microarchitectures/colossus"
| Line 5: | Line 5: | ||
|designer=Graphcore | |designer=Graphcore | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
| + | |process=16 nm | ||
}} | }} | ||
'''Colossus''' is a [[16 nm]] microarchitecture for high-performance [[neural processors]] designed by [[Graphcore]] set to be introduced in late-2018. | '''Colossus''' is a [[16 nm]] microarchitecture for high-performance [[neural processors]] designed by [[Graphcore]] set to be introduced in late-2018. | ||
Revision as of 11:21, 13 June 2018
| Edit Values | |
| Colossus µarch | |
| General Info | |
| Arch Type | NPU |
| Designer | Graphcore |
| Manufacturer | TSMC |
| Process | 16 nm |
Colossus is a 16 nm microarchitecture for high-performance neural processors designed by Graphcore set to be introduced in late-2018.
Etymology
Codename Colossus was chosen in honor of Tommy Flowers and the Colossus computer.
Facts about "Colossus - Graphcore"
| codename | Colossus + |
| designer | Graphcore + |
| full page name | graphcore/microarchitectures/colossus + |
| instance of | microarchitecture + |
| manufacturer | TSMC + |
| name | Colossus + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) + |