From WikiChip
Difference between revisions of "cyrix/microarchitectures/joshua"
Line 9: | Line 9: | ||
|stages=7 | |stages=7 | ||
|isa=x86-32 | |isa=x86-32 | ||
+ | |predecessor=Cayenne | ||
+ | |predecessor link=cyrix/microarchitectures/cayenne | ||
}} | }} | ||
'''Joshua''' (formerly '''Gobi''') was a {{arch|32}} [[x86]] microarchitecture designed by [[Cyrix]] for the low-end PC market. Joshua succeeded {{\\|Cayenne}}. | '''Joshua''' (formerly '''Gobi''') was a {{arch|32}} [[x86]] microarchitecture designed by [[Cyrix]] for the low-end PC market. Joshua succeeded {{\\|Cayenne}}. |
Revision as of 19:26, 14 January 2018
Edit Values | |
Joshua µarch | |
General Info | |
Arch Type | CPU |
Designer | Cyrix |
Manufacturer | Texas Instruments |
Process | 0.180 µm |
Core Configs | 1 |
Pipeline | |
Stages | 7 |
Instructions | |
ISA | x86-32 |
Succession | |
Joshua (formerly Gobi) was a 32-bit x86 microarchitecture designed by Cyrix for the low-end PC market. Joshua succeeded Cayenne.
Facts about "Joshua - Microarchitectures - Cyrix"
codename | Joshua + |
core count | 1 + |
designer | Cyrix + |
full page name | cyrix/microarchitectures/joshua + |
instance of | microarchitecture + |
instruction set architecture | x86-32 + |
manufacturer | Texas Instruments + |
microarchitecture type | CPU + |
name | Joshua + |
pipeline stages | 7 + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |