From WikiChip
Difference between revisions of "intel/xeon gold/6128"
Line 210: | Line 210: | ||
|freq_avx512_5=2,900 MHz | |freq_avx512_5=2,900 MHz | ||
|freq_avx512_6=2,900 MHz | |freq_avx512_6=2,900 MHz | ||
+ | }} | ||
+ | |||
+ | == Benchmarks == | ||
+ | {{benchmarks main | ||
+ | | | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00357.html|test_timestamp=2017-10-05 09:19:35-0400|chip_count=2|core_count=12|copies_count=24|vendor=HPE|system=ProLiant DL380 Gen10 (3.40 GHz, Intel Xeon Gold 6128)|SPECrate2017_fp_base=99.9|SPECrate2017_fp_peak=102}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00435.html|test_timestamp=2017-10-05 01:55:56-0400|chip_count=2|core_count=12|copies_count=24|vendor=HPE|system=ProLiant DL380 Gen10 (3.40 GHz, Intel Xeon Gold 6128)|SPECrate2017_int_base=82.7|SPECrate2017_int_peak=87.7}} | ||
}} | }} | ||
[[Category:microprocessor models by intel based on skylake extreme core count die]] | [[Category:microprocessor models by intel based on skylake extreme core count die]] |
Revision as of 16:34, 26 November 2017
Template:mpu Xeon Gold 6128 is a 64-bit hexa-core x86 multi-socket high performance server microprocessor introduced by Intel in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6128, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor, which operates at 3.4 GHz with a TDP of 115 W and a turbo boost frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
Cache
- Main article: Skylake § Cache
The Xeon Gold 6128 features a considerably larger non-default 19.25 MiB of L3, a size that would normally be found on a 14-core part.
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
Expansion Options
|
||||||||
|
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Frequencies
- See also: Intel's CPU Frequency Behavior
Mode | Base | Turbo Frequency/Active Cores | |||||
---|---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | ||
Normal | 3,400 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz |
AVX2 | 2,900 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz |
AVX512 | 2,300 MHz | 3,500 MHz | 3,500 MHz | 3,300 MHz | 3,300 MHz | 2,900 MHz | 2,900 MHz |
Benchmarks
Test: SPEC CPU2017
Tested: 2017-10-05 09:19:35-0400
Chips: 2, Cores: 12, Copies: 24
Tested: 2017-10-05 09:19:35-0400
Chips: 2, Cores: 12, Copies: 24
Vendor: HPE
System: ProLiant DL380 Gen10 (3.40 GHz, Intel Xeon Gold 6128)
System: ProLiant DL380 Gen10 (3.40 GHz, Intel Xeon Gold 6128)
SPECrate2017_fp_base: 99.9
SPECrate2017_fp_peak: 102
Test: SPEC CPU2017
Tested: 2017-10-05 01:55:56-0400
Chips: 2, Cores: 12, Copies: 24
Tested: 2017-10-05 01:55:56-0400
Chips: 2, Cores: 12, Copies: 24
Vendor: HPE
System: ProLiant DL380 Gen10 (3.40 GHz, Intel Xeon Gold 6128)
System: ProLiant DL380 Gen10 (3.40 GHz, Intel Xeon Gold 6128)
SPECrate2017_int_base: 82.7
SPECrate2017_int_peak: 87.7
Facts about "Xeon Gold 6128 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Gold 6128 - Intel#io + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Transactional Synchronization Extensions + |
has intel enhanced speedstep technology | true + |
has intel speed shift technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |
l3$ description | 11-way set associative + |
l3$ size | 19.25 MiB (19,712 KiB, 20,185,088 B, 0.0188 GiB) + |
max memory bandwidth | 119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) + |
max memory channels | 6 + |
max pcie lanes | 48 + |
supported memory type | DDR4-2666 + |