From WikiChip
Difference between revisions of "ibm/microarchitectures/power8"
< ibm

(Dodeca-Core)
(Dodeca-Core)
Line 80: Line 80:
  
 
: [[File:power8 die shot (12-core)(annotated).png|750px]]
 
: [[File:power8 die shot (12-core)(annotated).png|750px]]
 +
 +
=== Octa-Core ===
 +
* [[Octa-Core]]
 +
* IBM's [[22 nm process|22 nm SOI process]]
 +
* 15 metal layers
 +
* 362 mm² die size
 +
 +
: ?die shot?
 +
 +
: [[File:power8 die shot (6-core)(annotated).png|450px]]

Revision as of 15:12, 18 May 2017

Edit Values
POWER8 µarch
General Info
Arch TypeCPU
DesignerIBM
ManufacturerIBM
IntroductionAugust, 2013
Phase-outJune, 2014
Process22 nm
Core Configs4, 6, 8, 10, 12
Pipeline
TypeSuperscalar
SpeculativeYes
Reg RenamingYes
Stages15-23
Cache
L1I Cache32 KiB/core
8-way set associative
L1D Cache64 KiB/core
8-way set associative
L2 Cache512 KiB/core
L3 Cache8 MiB/core
L4 Cache128 MiB/chip
Succession

POWER8 is the Power microarchitecture for IBM's family of POWER8 processors that was introduced in 2014. POWER8 is the successor to POWER7+.

Architectures

Key changes from POWER7/+

New text document.svg This section is empty; you can help add the missing info by editing this page.

Die

Dodeca-Core

power8 die shot (12-core).png


power8 die shot (12-core)(annotated).png

Octa-Core

 ?die shot?
power8 die shot (6-core)(annotated).png
codenamePOWER8 +
core count4 +, 6 +, 8 +, 10 + and 12 +
designerIBM +
first launchedAugust 2013 +
full page nameibm/microarchitectures/power8 +
instance ofmicroarchitecture +
manufacturerIBM +
microarchitecture typeCPU +
namePOWER8 +
phase-outJune 2014 +
pipeline stages (max)23 +
pipeline stages (min)15 +
process22 nm (0.022 μm, 2.2e-5 mm) +