Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "loongson/godson 2/2b1"
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
|||
| Line 51: | Line 51: | ||
| max memory = | | max memory = | ||
| − | + | ||
| power = 4 W | | power = 4 W | ||
| v core = | | v core = | ||
Revision as of 23:03, 23 June 2017
Template:mpu Godson-2B1 (龙芯2B1) is a 64-bit MIPS performance processor developed by ICT and later Loongson for desktop computers. Introduced in early 2004, the Godson-2B1 operates at up to 400 MHz consuming up to 4 W. This chip was manufactured on SMICS' 0.18 µm process. This chip reached tapeout on March 7, 2004.
The Godson-2B1 is roughly twice the performance of the 2B.
Cache
- Main article: GS464 § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||
|
|||||||||||||