From WikiChip
Difference between revisions of "loongson/godson 2/2d"
< loongson‎ | godson 2

Line 92: Line 92:
 
'''Godson-2D''' ('''龙芯2D''') is a {{arch|64}} [[MIPS]] performance processor developed by [[Institute of Computing Technology of the Chinese Academy of Sciences|ICT]] and later [[Loongson]] for desktop computers. Announced in late [[2004]], the Godson-2D operates at up to 700 MHz consuming 3-5W. This chip was manufactured on [[STMicroelectronics]]' [[0.13 µm process]].
 
'''Godson-2D''' ('''龙芯2D''') is a {{arch|64}} [[MIPS]] performance processor developed by [[Institute of Computing Technology of the Chinese Academy of Sciences|ICT]] and later [[Loongson]] for desktop computers. Announced in late [[2004]], the Godson-2D operates at up to 700 MHz consuming 3-5W. This chip was manufactured on [[STMicroelectronics]]' [[0.13 µm process]].
  
−
The Godson-2D was initially announced on November of [[2004]] with plans to be launched in February of 2005. It was later postponed to April of 2005. During the 2006 International Innovation Conference, it was announced that the Godson-2D was complete and would begin shipping starting the summer of 2006. It's unknown if the chip was ever made it to market as it was fairly similar to the {{\\|2E}} and by that time the {{\\|2E}} was also released with higher frequency.
+
The Godson-2D was initially announced on November of [[2004]] with plans to be launched in February of 2005. It was later postponed to April of 2005. During the 2006 International Innovation Conference, it was announced that the Godson-2D was complete and would begin shipping starting the summer of 2006. It's unknown if the chip was ever made it to market. But even if the chip did get released it was likely discontinued and superseded shortly after due to the release of the {{\\|2E}} which was architecturally very similar but operated at higher frequencies.
 +
 
 +
== Cache ==
 +
{{main|loongson/microarchitectures/GS464#Memory_Hierarchy|l1=GS464 § Cache}}
 +
{{cache size
 +
|l1 cache=128 KiB
 +
|l1i cache=64 KiB
 +
|l1i break=1x64 KiB
 +
|l1i desc=4-way set associative
 +
|l1d cache=64 KiB
 +
|l1d break=1x64 KiB
 +
|l1d desc=4-way set associative
 +
|l1d policy=
 +
}}

Revision as of 15:20, 19 March 2017

Template:mpu Godson-2D (龙芯2D) is a 64-bit MIPS performance processor developed by ICT and later Loongson for desktop computers. Announced in late 2004, the Godson-2D operates at up to 700 MHz consuming 3-5W. This chip was manufactured on STMicroelectronics' 0.13 µm process.

The Godson-2D was initially announced on November of 2004 with plans to be launched in February of 2005. It was later postponed to April of 2005. During the 2006 International Innovation Conference, it was announced that the Godson-2D was complete and would begin shipping starting the summer of 2006. It's unknown if the chip was ever made it to market. But even if the chip did get released it was likely discontinued and superseded shortly after due to the release of the 2E which was architecturally very similar but operated at higher frequencies.

Cache

Main article: GS464 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
131,072 B
0.125 MiB
L1I$64 KiB
65,536 B
0.0625 MiB
1x64 KiB4-way set associative 
L1D$64 KiB
65,536 B
0.0625 MiB
1x64 KiB4-way set associative 
Retrieved from "https://en.wikichip.org/w/index.php?title=loongson/godson_2/2d&oldid=39886"
Facts about "Godson-2D - Loongson"
RDF feed
base frequency700 MHz (0.7 GHz, 700,000 kHz) +
core count1 +
core nameGS464 +
designerLoongson +
familyGodson 2 +
first announcedNovember 2004 +
first launched2006 +
full page nameloongson/godson 2/2d +
instance ofmicroprocessor +
isaMIPS64 +
isa familyMIPS +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description4-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description4-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
ldate2006 +
manufacturerSTMicroelectronics +
market segmentDesktop +
max cpu count1 +
microarchitectureGS464 +
model number2D +
nameGodson-2D +
power dissipation5 W (5,000 mW, 0.00671 hp, 0.005 kW) +
process130 nm (0.13 μm, 1.3e-4 mm) +
seriesGodson 2 +
smp max ways1 +
technologyCMOS +
thread count1 +
word size64 bit (8 octets, 16 nibbles) +