Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a53"
| Line 58: | Line 58: | ||
| successor 2 link = | | successor 2 link = | ||
}} | }} | ||
| − | '''Cortex-A53''' (formerly '''Apollo''') is a ultra-high efficiency [[microarchitecture | + | '''Cortex-A53''' (formerly '''Apollo''') is a ultra-high efficiency [[microarchitecture]] designed by [[ARM Holdings]] as a successor to the {{armh|Cortex-A9|l=arch}}. The Cortex-A53, implementing the {{arm|ARMv8}} ISA, is typically found in entry-level smartphone and other embedded devices. Often A53 cores are combined with higher performance processors (e.g. based on {{armh|Cortex-A57|l=arch}}) in {{armh|big.LITTLE}} configuration to achieve better energy/performance. |
Revision as of 18:07, 3 December 2016
| Edit Values | |
| Cortex-A53 µarch | |
| General Info |
Cortex-A53 (formerly Apollo) is a ultra-high efficiency microarchitecture designed by ARM Holdings as a successor to the Cortex-A9. The Cortex-A53, implementing the ARMv8 ISA, is typically found in entry-level smartphone and other embedded devices. Often A53 cores are combined with higher performance processors (e.g. based on Cortex-A57) in big.LITTLE configuration to achieve better energy/performance.
Facts about "Cortex-A53 - Microarchitectures - ARM"
| codename | Cortex-A53 + |
| core count | 1 +, 2 +, 3 + and 4 + |
| designer | ARM Holdings + |
| first launched | October 30, 2012 + |
| full page name | arm holdings/microarchitectures/cortex-a53 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8 + |
| manufacturer | TSMC +, Samsung + and GlobalFoundries + |
| microarchitecture type | CPU + |
| name | Cortex-A53 + |
| pipeline stages | 8 + |
| process | 40 nm (0.04 μm, 4.0e-5 mm) +, 28 nm (0.028 μm, 2.8e-5 mm) +, 20 nm (0.02 μm, 2.0e-5 mm) +, 16 nm (0.016 μm, 1.6e-5 mm) +, 14 nm (0.014 μm, 1.4e-5 mm) + and 10 nm (0.01 μm, 1.0e-5 mm) + |