Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/microarchitectures/k9"
(Created page with "{{amd title|K9|arch}} {{microarchitecture | name = K9 | designer = AMD | manufacturer = | introduction = | phase-out = | process...") |
|||
| Line 3: | Line 3: | ||
| name = K9 | | name = K9 | ||
| designer = AMD | | designer = AMD | ||
| − | | manufacturer = | + | | manufacturer = AMD |
| introduction = | | introduction = | ||
| phase-out = | | phase-out = | ||
Revision as of 17:36, 5 September 2016
| Edit Values | |
| K9 µarch | |
| General Info |
K9 was a planned microarchitecture developed by AMD as a successor to K8. AMD intended to bring massive parallelism to K9. The microarchitecture was reportedly scrapped after 6 months worth of work. The intended features and the exact reasons AMD cancelled K9 remain unknown.
Facts about "K9 - Microarchitectures - AMD"
| codename | K9 + |
| designer | AMD + |
| full page name | amd/microarchitectures/k9 + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | AMD + |
| microarchitecture type | CPU + |
| name | K9 + |
| process | 65 nm (0.065 μm, 6.5e-5 mm) + |