From WikiChip
Difference between revisions of "Template:logic gate"

Line 1: Line 1:
 
<includeonly>{| style="border: solid 1px #e5e5ff; width: 250px; float: right;"
 
<includeonly>{| style="border: solid 1px #e5e5ff; width: 250px; float: right;"
−
| style="text-align: center; background: #ccffcc; font-size: 16px;" | '''{{{name}}}'''
+
| style="text-align: center; background: #ccffcc; font-size: 16px;" | '''{{{name}}} Gate'''
 
|-
 
|-
 
| style="text-align: center; font-size: 16px;" | ANSI Symbol
 
| style="text-align: center; font-size: 16px;" | ANSI Symbol
 
|-
 
|-
−
| [[File:and gate (ansi).svg|150px|center]]
+
| [[File:{{lc:{{{name}}}}} gate (ansi).svg|150px|center]]
 
|-
 
|-
 
| style="text-align: center; font-size: 16px; padding-top: 10px;" | Functional
 
| style="text-align: center; font-size: 16px; padding-top: 10px;" | Functional
 
|-
 
|-
−
| [[File:and gate functional.gif|center]]
+
| [[File:{{lc:{{{name}}}}} gate functional.gif|center]]
 
|-
 
|-
 
| style="text-align: center; font-size: 16px; padding-top: 10px;" | Truth Table
 
| style="text-align: center; font-size: 16px; padding-top: 10px;" | Truth Table

Revision as of 13:15, 21 November 2015


AND Gate
ANSI Symbol
and gate (ansi).svg
Functional
and gate functional.gif
Truth Table
Inputs Outputs
A B Q
0 0 0
0 1 0
1 0 0
1 1 1
Other Gates
Buffer TriBuffer NOT
AND OR XOR
NAND NOR XNOR
Trans AOI OAI
MAJ INH IMPLY
NIMPLY
Other Components
Plexers
MUX DEMUX Encoder
Decoder Pri-Encoder
ALU
Adder Subtractor Multiplier
Divider Shifter Rotator
MAC Comparator Negator
Memory
D latch D flip-flop SR latch
JK flip-flop T flip-flop Register
Register file SRAM Counter
ROM CAM DRAM
I/O
Shift register SIPO PISO
ADC DAC 
{{logic gate
|title = AND Gate
|name = AND
}}
Retrieved from "https://en.wikichip.org/w/index.php?title=Template:logic_gate&oldid=12648"