From WikiChip
Difference between revisions of "intel/xeon e/e-2224"
(→Features) |
|||
(2 intermediate revisions by the same user not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Xeon E-2224}} | {{intel title|Xeon E-2224}} | ||
{{chip | {{chip | ||
− | |||
|name=Xeon E-2224 | |name=Xeon E-2224 | ||
|image=coffee lake e (front).png | |image=coffee lake e (front).png | ||
Line 42: | Line 41: | ||
|tjunc min=0 °C | |tjunc min=0 °C | ||
|tjunc max=100 °C | |tjunc max=100 °C | ||
+ | |tcase min=0 °C | ||
+ | |tcase max=69.3 °C | ||
|package name 1=intel,fclga_1151 | |package name 1=intel,fclga_1151 | ||
|predecessor=Xeon E-2124 | |predecessor=Xeon E-2124 | ||
Line 74: | Line 75: | ||
|type=DDR4-2666 | |type=DDR4-2666 | ||
|ecc=Yes | |ecc=Yes | ||
− | |max mem= | + | |max mem=128 GiB |
|controllers=1 | |controllers=1 | ||
|channels=2 | |channels=2 | ||
Line 129: | Line 130: | ||
|avx512vbmi=No | |avx512vbmi=No | ||
|avx5124fmaps=No | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
|avx5124vnniw=No | |avx5124vnniw=No | ||
|avx512vpopcntdq=No | |avx512vpopcntdq=No | ||
Line 144: | Line 146: | ||
|clmul=Yes | |clmul=Yes | ||
|f16c=Yes | |f16c=Yes | ||
+ | |bfloat16=No | ||
|tbt1=No | |tbt1=No | ||
|tbt2=Yes | |tbt2=Yes | ||
Line 177: | Line 180: | ||
|osguard=Yes | |osguard=Yes | ||
|intqat=No | |intqat=No | ||
+ | |dlboost=No | ||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No |
Latest revision as of 08:14, 2 June 2019
Edit Values | |
Xeon E-2224 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | E-2224 |
Part Number | CM8068404174707 |
S-Spec | SRFAV |
Market | Workstation, Server |
Introduction | May 27, 2019 (announced) May 27, 2019 (launched) |
Release Price | $193.00 (tray) |
Shop | Amazon |
General Specs | |
Family | Xeon E |
Series | E-2200 |
Locked | Yes |
Frequency | 3,400 MHz |
Turbo Frequency | 4,600 MHz (1 core) |
Bus type | DMI 3.0 |
Bus rate | 4 × 8 GT/s |
Clock multiplier | 34 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Coffee Lake |
Platform | Mehlow |
Chipset | Cannon Point |
Core Name | Coffee Lake ER |
Core Family | 6 |
Core Stepping | U0 |
Process | 14 nm |
Technology | CMOS |
Die | 126 mm² |
Word Size | 64 bit |
Cores | 4 |
Threads | 4 |
Max Memory | 128 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 71 W |
Tjunction | 0 °C – 100 °C |
Tcase | 0 °C – 69.3 °C |
Packaging | |
Package | FCLGA-1151, FCLGA14C (LGA) |
Dimension | 37.5 mm × 37.5 mm × 4.4 mm |
Pitch | 0.914 mm |
Contacts | 1151 |
Socket | Socket H4, LGA-1151 |
Succession | |
Xeon E-2224 is a 64-bit quad-core high-end performance x86 workstation microprocessor introduced by Intel in early 2019. This processor, which is based on the Coffee Lake microarchitecture, is manufactured on Intel's 3rd generation enhanced 14nm++ process. The E-2224 operates at 3.4 GHz with a TDP of 71 W and a turbo boost of up to 4.6 GHz. This chip supports up to 128 GiB of dual-channel DDR4-2666 memory.
Cache[edit]
- Main article: Coffee Lake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options |
|||||
|
Graphics[edit]
This processor has no integrated graphics processor.
Features[edit]
[Edit/Modify Supported Features]
Facts about "Xeon E-2224 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E-2224 - Intel#pcie + |
base frequency | 3,400 MHz (3.4 GHz, 3,400,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | DMI 3.0 + |
chipset | Cannon Point + |
clock multiplier | 34 + |
core count | 4 + |
core family | 6 + |
core name | Coffee Lake ER + |
core stepping | U0 + |
designer | Intel + |
die area | 126 mm² (0.195 in², 1.26 cm², 126,000,000 µm²) + |
family | Xeon E + |
first announced | May 27, 2019 + |
first launched | May 27, 2019 + |
full page name | intel/xeon e/e-2224 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology + and OS Guard + |
has intel enhanced speedstep technology | true + |
has intel secure key technology | true + |
has intel supervisor mode execution protection | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
ldate | 3000 + |
main image | + |
manufacturer | Intel + |
market segment | Workstation + and Server + |
max cpu count | 1 + |
max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max memory | 131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) + |
max memory bandwidth | 39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) + |
max memory channels | 2 + |
microarchitecture | Coffee Lake + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | E-2224 + |
name | Xeon E-2224 + |
package | FCLGA-1151 + and FCLGA14C + |
part number | CM8068404174707 + |
platform | Mehlow + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 193.00 (€ 173.70, £ 156.33, ¥ 19,942.69) + |
release price (tray) | $ 193.00 (€ 173.70, £ 156.33, ¥ 19,942.69) + |
s-spec | SRFAV + |
series | E-2200 + |
smp max ways | 1 + |
socket | Socket H4 + and LGA-1151 + |
supported memory type | DDR4-2666 + |
tdp | 71 W (71,000 mW, 0.0952 hp, 0.071 kW) + |
technology | CMOS + |
thread count | 4 + |
turbo frequency (1 core) | 4,600 MHz (4.6 GHz, 4,600,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |