From WikiChip
Difference between revisions of "intel/xeon gold/6146"
m (replacing old packaging template with new module) |
|||
(One intermediate revision by the same user not shown) | |||
Line 6: | Line 6: | ||
|manufacturer=Intel | |manufacturer=Intel | ||
|model number=6146 | |model number=6146 | ||
+ | |s-spec qs=QN7C | ||
|market=Server | |market=Server | ||
|first announced=July 11, 2017 | |first announced=July 11, 2017 | ||
Line 11: | Line 12: | ||
|release price=$3286.00 | |release price=$3286.00 | ||
|family=Xeon Gold | |family=Xeon Gold | ||
− | |series= | + | |series=6100 |
|locked=Yes | |locked=Yes | ||
|frequency=3,200 MHz | |frequency=3,200 MHz | ||
Line 23: | Line 24: | ||
|core name=Skylake SP | |core name=Skylake SP | ||
|core family=6 | |core family=6 | ||
+ | |core stepping=H0 | ||
|process=14 nm | |process=14 nm | ||
|technology=CMOS | |technology=CMOS | ||
Line 28: | Line 30: | ||
|core count=12 | |core count=12 | ||
|thread count=24 | |thread count=24 | ||
+ | |max memory=768 GiB | ||
|max cpus=4 | |max cpus=4 | ||
− | | | + | |smp interconnect=UPI |
+ | |smp interconnect links=3 | ||
+ | |smp interconnect rate=10.4 GT/s | ||
|tdp=165 W | |tdp=165 W | ||
|tcase min=0 °C | |tcase min=0 °C |
Latest revision as of 01:45, 29 December 2019
Edit Values | |
Xeon Gold 6146 | |
![]() | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | 6146 |
S-Spec | QN7C (QS) |
Market | Server |
Introduction | July 11, 2017 (announced) July 11, 2017 (launched) |
Release Price | $3286.00 |
Shop | Amazon |
General Specs | |
Family | Xeon Gold |
Series | 6100 |
Locked | Yes |
Frequency | 3,200 MHz |
Turbo Frequency | 4,200 MHz (1 core) |
Clock multiplier | 32 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Skylake (server) |
Platform | Purley |
Chipset | Lewisburg |
Core Name | Skylake SP |
Core Family | 6 |
Core Stepping | H0 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 12 |
Threads | 24 |
Max Memory | 768 GiB |
Multiprocessing | |
Max SMP | 4-Way (Multiprocessor) |
Interconnect | UPI |
Interconnect Links | 3 |
Interconnect Rate | 10.4 GT/s |
Electrical | |
TDP | 165 W |
Tcase | 0 °C – 76 °C |
TDTS | 0 °C – 98 °C |
Packaging | |
Package | FCLGA-3647 (FCLGA) |
Dimension | 76.16 mm × 56.6 mm |
Pitch | 0.8585 mm × 0.9906 mm |
Contacts | 3647 |
Socket | Socket P, LGA-3647 |
Succession | |
Xeon Gold 6146 is a 64-bit dodeca-core x86 multi-socket high performance server microprocessor introduced by Intel in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6146, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor, which operates at 3.2 GHz with a TDP of 165 W and a turbo boost frequency of up to 4.2 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
Cache[edit]
- Main article: Skylake § Cache
The Xeon Gold 6146 features a considerably larger non-default 24.75 MiB of L3, a size that would normally be found on an 18-core part.
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
![]() |
Expansion Options
|
|||||||
|
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Frequencies[edit]
- See also: Intel's CPU Frequency Behavior
Mode | Base | Turbo Frequency/Active Cores | |||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | ||
Normal | 3,200 MHz | 4,200 MHz | 4,200 MHz | 4,100 MHz | 4,100 MHz | 4,000 MHz | 4,000 MHz | 4,000 MHz | 4,000 MHz | 3,900 MHz | 3,900 MHz | 3,900 MHz | 3,900 MHz |
AVX2 | 2,600 MHz | 3,600 MHz | 3,600 MHz | 3,400 MHz | 3,400 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz | 3,300 MHz |
AVX512 | 2,100 MHz | 3,500 MHz | 3,500 MHz | 3,300 MHz | 3,300 MHz | 3,100 MHz | 3,100 MHz | 3,100 MHz | 3,100 MHz | 2,700 MHz | 2,700 MHz | 2,700 MHz | 2,700 MHz |
Benchmarks[edit]
Test: SPEC CPU2017
Tested: 2017-10-13 22:51:29-0400
Chips: 2, Cores: 24, Threads: 24
Vendor: Cisco Systems
System: Cisco UCS C240 M5 (Intel Xeon Gold 6146, 3.20GHz)
Tested: 2017-10-13 22:51:29-0400
Chips: 2, Cores: 24, Threads: 24
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS C240 M5 (Intel Xeon Gold 6146, 3.20GHz)
SPECspeed2017_int_base: 9.79
Test: SPEC CPU2017
Tested: 2017-11-14 13:48:35-0500
Chips: 4, Cores: 48, Threads: 48
Vendor: Cisco Systems
System: Cisco UCS C480 M5 (Intel Xeon Gold 6146, 3.20GHz)
Tested: 2017-11-14 13:48:35-0500
Chips: 4, Cores: 48, Threads: 48
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS C480 M5 (Intel Xeon Gold 6146, 3.20GHz)
SPECspeed2017_int_base: 9.88
Test: SPEC CPU2017
Tested: 2017-10-13 08:37:48-0400
Chips: 2, Cores: 24, Threads: 24
Vendor: HPE
System: ProLiant DL380 Gen10 (3.20 GHz, Intel Xeon Gold 6146)
Tested: 2017-10-13 08:37:48-0400
Chips: 2, Cores: 24, Threads: 24
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL380 Gen10 (3.20 GHz, Intel Xeon Gold 6146)
SPECspeed2017_fp_base: 105
Test: SPEC CPU2017
Tested: 2017-10-13 10:17:48-0400
Chips: 2, Cores: 24, Copies: 48
Vendor: HPE
System: ProLiant DL380 Gen10 (3.20 GHz, Intel Xeon Gold 6146)
Tested: 2017-10-13 10:17:48-0400
Chips: 2, Cores: 24, Copies: 48
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL380 Gen10 (3.20 GHz, Intel Xeon Gold 6146)
SPECrate2017_int_base: 163
Test: SPEC CPU2017
Tested: 2017-10-13 05:59:56-0400
Chips: 2, Cores: 24, Threads: 24
Vendor: HPE
System: ProLiant DL380 Gen10 (3.20 GHz, Intel Xeon Gold 6146)
Tested: 2017-10-13 05:59:56-0400
Chips: 2, Cores: 24, Threads: 24
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL380 Gen10 (3.20 GHz, Intel Xeon Gold 6146)
SPECspeed2017_int_base: 9.7
Test: SPEC CPU2017
Tested: 2017-10-13 14:38:34-0400
Chips: 2, Cores: 24, Copies: 48
Vendor: HPE
System: ProLiant DL380 Gen10 (3.20 GHz, Intel Xeon Gold 6146)
Tested: 2017-10-13 14:38:34-0400
Chips: 2, Cores: 24, Copies: 48
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL380 Gen10 (3.20 GHz, Intel Xeon Gold 6146)
SPECrate2017_fp_base: 169
Test: SPEC CPU2017
Tested: 2017-10-24 06:12:20-0400
Chips: 2, Cores: 24, Threads: 24
Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Gold 6146, 3.20GHz)
Tested: 2017-10-24 06:12:20-0400
Chips: 2, Cores: 24, Threads: 24
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS B200 M5 (Intel Xeon Gold 6146, 3.20GHz)
SPECspeed2017_fp_base: 106
SPECspeed2017_fp_peak: 108
Test: SPEC CPU2017
Tested: 2017-10-22 23:24:41-0400
Chips: 2, Cores: 24, Copies: 48
Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Gold 6146, 3.20GHz)
Tested: 2017-10-22 23:24:41-0400
Chips: 2, Cores: 24, Copies: 48
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS B200 M5 (Intel Xeon Gold 6146, 3.20GHz)
SPECrate2017_fp_base: 168
SPECrate2017_fp_peak: 171
Test: SPEC CPU2017
Tested: 2017-10-23 13:24:47-0400
Chips: 2, Cores: 24, Copies: 48
Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Gold 6146, 3.20GHz)
Tested: 2017-10-23 13:24:47-0400
Chips: 2, Cores: 24, Copies: 48
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS B200 M5 (Intel Xeon Gold 6146, 3.20GHz)
SPECrate2017_int_base: 159
SPECrate2017_int_peak: 167
Facts about "Xeon Gold 6146 - Intel"