From WikiChip
Difference between revisions of "intel/core i3/i3-9100f"
< intel‎ | core i3

m (Reverted edits by 72.11.35.68 (talk) to last revision by 23.129.64.234)
 
(7 intermediate revisions by 5 users not shown)
Line 13: Line 13:
 
|first announced=April 23, 2019
 
|first announced=April 23, 2019
 
|first launched=April 23, 2019
 
|first launched=April 23, 2019
−
|release price (tray)=$389.00
+
|release price (tray)=$122.00
−
|release price (box)=$396.00
+
|release price (box)=$122.00
 
|family=Core i3
 
|family=Core i3
 
|series=i3-9000
 
|series=i3-9000
Line 20: Line 20:
 
|frequency=3,600 MHz
 
|frequency=3,600 MHz
 
|turbo frequency1=4,200 MHz
 
|turbo frequency1=4,200 MHz
 +
|turbo frequency2=4,100 MHz
 +
|turbo frequency3=4,100 MHz
 +
|turbo frequency4=4,000 MHz
 
|bus type=DMI 3.0
 
|bus type=DMI 3.0
 
|bus links=4
 
|bus links=4
Line 39: Line 42:
 
|core count=4
 
|core count=4
 
|thread count=4
 
|thread count=4
 +
|max memory=64 GiB
 
|max cpus=1
 
|max cpus=1
−
|max memory=64 GiB
 
 
|tdp=65 W
 
|tdp=65 W
 
|tjunc min=0 °C
 
|tjunc min=0 °C
Line 49: Line 52:
  
 
This is model is identical to the {{\\|i3-9100}} except it comes without integrated graphics.
 
This is model is identical to the {{\\|i3-9100}} except it comes without integrated graphics.
 +
 +
 +
== Cache ==
 +
{{main|intel/microarchitectures/coffee_lake#Memory_Hierarchy|l1=Coffee Lake § Cache}}
 +
{{cache size
 +
|l1 cache=256 KiB
 +
|l1i cache=128 KiB
 +
|l1i break=4x32 KiB
 +
|l1i desc=8-way set associative
 +
|l1d cache=128 KiB
 +
|l1d break=4x32 KiB
 +
|l1d desc=8-way set associative
 +
|l1d policy=write-back
 +
|l2 cache=1 MiB
 +
|l2 break=4x256 KiB
 +
|l2 desc=4-way set associative
 +
|l2 policy=write-back
 +
|l3 cache=6 MiB
 +
|l3 break=4x1.5 MiB
 +
|l3 desc=12-way set associative
 +
|l3 policy=write-back
 +
}}
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=DDR4-2400
 +
|ecc=Yes
 +
|max mem=64 GiB
 +
|controllers=1
 +
|channels=2
 +
|max bandwidth=35.76 GiB/s
 +
|bandwidth schan=17.88 GiB/s
 +
|bandwidth dchan=35.76 GiB/s
 +
}}
 +
 +
== Expansions ==
 +
{{expansions main
 +
|
 +
{{expansions entry
 +
|type=PCIe
 +
|pcie revision=3.0
 +
|pcie lanes=16
 +
|pcie config=1x16
 +
|pcie config 2=2x8
 +
|pcie config 3=1x8+2x4
 +
}}
 +
}}
 +
 +
== Graphics ==
 +
This processor has no integrated graphics.
 +
 +
== Features ==
 +
{{x86 features
 +
|real=Yes
 +
|protected=Yes
 +
|smm=Yes
 +
|fpu=Yes
 +
|x8616=Yes
 +
|x8632=Yes
 +
|x8664=Yes
 +
|nx=Yes
 +
|mmx=Yes
 +
|emmx=Yes
 +
|sse=Yes
 +
|sse2=Yes
 +
|sse3=Yes
 +
|ssse3=Yes
 +
|sse41=Yes
 +
|sse42=Yes
 +
|sse4a=No
 +
|avx=Yes
 +
|avx2=Yes
 +
|avx512f=No
 +
|avx512cd=No
 +
|avx512er=No
 +
|avx512pf=No
 +
|avx512bw=No
 +
|avx512dq=No
 +
|avx512vl=No
 +
|avx512ifma=No
 +
|avx512vbmi=No
 +
|avx5124fmaps=No
 +
|avx512vnni=No
 +
|avx5124vnniw=No
 +
|avx512vpopcntdq=No
 +
|abm=Yes
 +
|tbm=No
 +
|bmi1=Yes
 +
|bmi2=Yes
 +
|fma3=Yes
 +
|fma4=No
 +
|aes=Yes
 +
|rdrand=Yes
 +
|sha=No
 +
|xop=No
 +
|adx=Yes
 +
|clmul=Yes
 +
|f16c=Yes
 +
|bfloat16=No
 +
|tbt1=No
 +
|tbt2=Yes
 +
|tbmt3=No
 +
|bpt=No
 +
|eist=Yes
 +
|sst=No
 +
|flex=No
 +
|fastmem=No
 +
|ivmd=No
 +
|intelnodecontroller=No
 +
|intelnode=No
 +
|kpt=No
 +
|ptt=No
 +
|intelrunsure=No
 +
|mbe=No
 +
|isrt=No
 +
|sba=No
 +
|mwt=No
 +
|sipp=No
 +
|att=No
 +
|ipt=Yes
 +
|tsx=No
 +
|txt=No
 +
|ht=No
 +
|vpro=No
 +
|vtx=Yes
 +
|vtd=Yes
 +
|ept=Yes
 +
|mpx=Yes
 +
|sgx=Yes
 +
|securekey=Yes
 +
|osguard=Yes
 +
|intqat=No
 +
|dlboost=No
 +
|3dnow=No
 +
|e3dnow=No
 +
|smartmp=No
 +
|powernow=No
 +
|amdvi=No
 +
|amdv=No
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 +
|rvi=No
 +
|smt=No
 +
|sensemi=No
 +
|xfr=No
 +
|xfr2=No
 +
|mxfr=No
 +
|amdpb=No
 +
|amdpb2=No
 +
|amdpbod=No
 +
}}
 +
== Frequencies ==
 +
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 +
{{frequency table
 +
|freq_base=3,600 MHz
 +
|freq_1=4,200 MHz
 +
|freq_2=4,100 MHz
 +
|freq_3=4,100 MHz
 +
|freq_4=4,000 MHz
 +
}}

Latest revision as of 23:37, 31 May 2020

Edit Values
Core i3-9100F
coffee lake s (front).png
General Info
DesignerIntel
ManufacturerIntel
Model Numberi3-9100F
Part NumberCM8068403377321,
CM8068403358820
S-SpecSRF7W, SRF6N
MarketDesktop
IntroductionApril 23, 2019 (announced)
April 23, 2019 (launched)
Release Price$122.00 (tray)
$122.00 (box)
ShopAmazon
General Specs
FamilyCore i3
Seriesi3-9000
LockedYes
Frequency3,600 MHz
Turbo Frequency4,200 MHz (1 core),
4,100 MHz (2 cores),
4,100 MHz (3 cores),
4,000 MHz (4 cores)
Bus typeDMI 3.0
Bus rate4 × 8 GT/s
Clock multiplier36
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureCoffee Lake
PlatformCoffee Lake
ChipsetCannon Point
Core NameCoffee Lake R
Core Family6
Core Model158
Core SteppingB0
Process14 nm
TechnologyCMOS
Die126 mm²
Word Size64 bit
Cores4
Threads4
Max Memory64 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP65 W
Tjunction0 °C – 100 °C
Packaging
PackageFCLGA-1151 (LGA)
FC-LGA14C		FCLGA-1151.svg
Dimension37.5 mm x 37.5 mm x 4.4 mm
Pitch0.914 mm
Contacts1151
SocketLGA-1151

Core i3-9100F is a 64-bit quad-core entry-level performance x86 desktop microprocessor introduced by Intel in early 2019. This chip, which is based on the Coffee Lake microarchitecture, is fabricated on Intel's 3rd generation 14 nm++ process. This processor, which has a base frequency of 3.6 GHz with a TDP of 65 Watts and a turbo boost of up to 4.2. This chip supports up to 64 GiB of dual-channel DDR4-2400 ECC memory.

This is model is identical to the i3-9100 except it comes without integrated graphics.


Cache[edit]

Main article: Coffee Lake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associativewrite-back
L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  4x256 KiB4-way set associativewrite-back
L3$6 MiB
6,144 KiB
6,291,456 B
0.00586 GiB
  4x1.5 MiB12-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2400
Supports ECCYes
Max Mem64 GiB
Controllers1
Channels2
Max Bandwidth35.76 GiB/s
36,618.24 MiB/s
38.397 GB/s
38,397.008 MB/s
0.0349 TiB/s
0.0384 TB/s
Bandwidth
Single 17.88 GiB/s
Double 35.76 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 16
Configuration: 1x16, 2x8, 1x8+2x4


Graphics[edit]

This processor has no integrated graphics.

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
MPXMemory Protection Extensions
SGXSoftware Guard Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
IPTIdentity Protection Technology

Frequencies[edit]

See also: Intel's CPU Frequency Behavior

[Modify Frequency Info]

ModeBaseTurbo Frequency/Active Cores
1234
Normal3,600 MHz4,200 MHz4,100 MHz4,100 MHz4,000 MHz
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i3/i3-9100f&oldid=97200"
Facts about "Core i3-9100F - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Core i3-9100F - Intel#package +
base frequency3,600 MHz (3.6 GHz, 3,600,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipsetCannon Point +
clock multiplier36 +
core count4 +
core family6 +
core model158 +
core nameCoffee Lake R +
core steppingB0 +
designerIntel +
die area126 mm² (0.195 in², 1.26 cm², 126,000,000 µm²) +
familyCore i3 +
first announcedApril 23, 2019 +
first launchedApril 23, 2019 +
full page nameintel/core i3/i3-9100f +
has locked clock multipliertrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
ldateApril 23, 2019 +
main imageFile:coffee lake s (front).png +
manufacturerIntel +
market segmentDesktop +
max cpu count1 +
max junction temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) +
microarchitectureCoffee Lake +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model numberi3-9100F +
nameCore i3-9100F +
packageFCLGA-1151 +
part numberCM8068403377321 + and CM8068403358820 +
platformCoffee Lake +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 389.00 (€ 350.10, £ 315.09, ¥ 40,195.37) + and $ 396.00 (€ 356.40, £ 320.76, ¥ 40,918.68) +
release price (box)$ 396.00 (€ 356.40, £ 320.76, ¥ 40,918.68) +
release price (tray)$ 389.00 (€ 350.10, £ 315.09, ¥ 40,195.37) +
s-specSRF7W + and SRF6N +
seriesi3-9000 +
smp max ways1 +
socketLGA-1151 +
tdp65 W (65,000 mW, 0.0872 hp, 0.065 kW) +
technologyCMOS +
thread count4 +
turbo frequency (1 core)4,200 MHz (4.2 GHz, 4,200,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +