From WikiChip
Difference between revisions of "intel/xeon d/d-1649n"
< intel‎ | xeon d

(1649N)
 
 
(3 intermediate revisions by the same user not shown)
Line 2: Line 2:
 
{{chip
 
{{chip
 
|name=Xeon D-1649N
 
|name=Xeon D-1649N
−
|image=broadwell de (front).png
+
|image=hewitt lake (front).png
 
|back image=broadwell de (back).png
 
|back image=broadwell de (back).png
 
|designer=Intel
 
|designer=Intel
Line 36: Line 36:
 
|max memory=128 GiB
 
|max memory=128 GiB
 
|tdp=45 W
 
|tdp=45 W
 +
|tjunc max=105 °C
 +
|tcase max=85 °C
 
|package name 1=intel,fcbga_1667
 
|package name 1=intel,fcbga_1667
 
}}
 
}}
−
'''Xeon D-1649N''' is a {{arch|64}} [[octa-core]] [[x86]] microserver SoC introduced by [[Intel]] in early [[2019]]. The D-1649N is based on the {{intel|Broadwell|l=arch}} microarchitecture and is fabricated on their [[14 nm process]]. It operates at 2.3 GHz with a TDP of 45 W and a {{intel|turbo boost|turbo frequency}} of 2.5 GHz. This processor supports up to 128 GiB of dual-channel DDR4-2400 memory.
+
'''Xeon D-1649N''' is a {{arch|64}} [[octa-core]] [[x86]] microserver SoC introduced by [[Intel]] in early [[2019]]. The D-1649N is based on the {{intel|Broadwell|l=arch}} microarchitecture and is fabricated on their [[14 nm process]]. It operates at 2.3 GHz with a TDP of 45 W and a {{intel|turbo boost|turbo frequency}} of 2.5 GHz. This processor supports up to 128 GiB of dual-channel DDR4-2133 memory.
  
  
Line 67: Line 69:
 
== Memory controller ==
 
== Memory controller ==
 
{{memory controller
 
{{memory controller
−
|type=DDR4-2400
+
|type=DDR4-2133
 
|ecc=Yes
 
|ecc=Yes
 
|max mem=128 GiB
 
|max mem=128 GiB
 
|controllers=1
 
|controllers=1
 
|channels=2
 
|channels=2
−
|max bandwidth=35.76 GiB/s
+
|max bandwidth=31.78 GiB/s
−
|bandwidth schan=17.88 GiB/s
+
|bandwidth schan=15.89 GiB/s
−
|bandwidth dchan=35.76 GiB/s
+
|bandwidth dchan=31.78 GiB/s
 
}}
 
}}
  

Latest revision as of 06:44, 6 April 2019

Edit Values
Xeon D-1649N
hewitt lake (front).png
General Info
DesignerIntel
ManufacturerIntel
Model NumberD-1649N
MarketServer, Embedded
IntroductionApril 2, 2019 (announced)
April 2, 2019 (launched)
Release Price$705.00 (tray)
ShopAmazon
General Specs
FamilyXeon D
SeriesD-1600
LockedYes
Frequency2,300 MHz
Turbo Frequency2,500 MHz (1 core)
Bus typeDMI 2.0
Clock multiplier23
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureBroadwell
PlatformGrangeville
Core NameHewitt Lake
Core Family6
Core Model6
Process14 nm
Transistors3,200,000,000
TechnologyCMOS
Die246.24 mm²
Word Size64 bit
Cores8
Threads16
Max Memory128 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP45 W
Tjunction – 105 °C
Tcase – 85 °C
Packaging
PackageFCBGA-1667 (FCBGA)
Dimension37.5 mm × 37.5 mm × 3.557 mm
Pitch0.7 mm
Contacts1667
broadwell de (back).png

Xeon D-1649N is a 64-bit octa-core x86 microserver SoC introduced by Intel in early 2019. The D-1649N is based on the Broadwell microarchitecture and is fabricated on their 14 nm process. It operates at 2.3 GHz with a TDP of 45 W and a turbo frequency of 2.5 GHz. This processor supports up to 128 GiB of dual-channel DDR4-2133 memory.


Cache[edit]

Main article: Broadwell § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$512 KiB
524,288 B
0.5 MiB
L1I$256 KiB
262,144 B
0.25 MiB
8x32 KiB8-way set associative 
L1D$256 KiB
262,144 B
0.25 MiB
8x32 KiB8-way set associativewrite-back
L2$2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
  8x256 KiB8-way set associativewrite-back
L3$12 MiB
12,288 KiB
12,582,912 B
0.0117 GiB
  8x1.5 MiB16-way set associativewrite-back

Graphics[edit]

This SoC has no integrated graphics processing unit.

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2133
Supports ECCYes
Max Mem128 GiB
Controllers1
Channels2
Max Bandwidth31.78 GiB/s
32,542.72 MiB/s
34.124 GB/s
34,123.515 MB/s
0.031 TiB/s
0.0341 TB/s
Bandwidth
Single 15.89 GiB/s
Double 31.78 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 24
Configuration: x16, x8, x4
PCIeRevision: 2.0
Max Lanes: 8
Configuration: x8, x4
USBRevision: 3.0
Max Ports: 4
USBRevision: 2.0
Max Ports: 4
SATARevision: 3
Max Ports: 6


Networking[edit]

[Edit/Modify Network Info]

ethernet plug icon.svg
Networking
Ethernet
10GbEYes (Ports: 4)

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
TXTTrusted Execution Technology (SMX)
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
QATIntegrated QuickAssist Technology
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_d/d-1649n&oldid=88124"
Facts about "Xeon D-1649N - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon D-1649N - Intel#pcie +
back imageFile:broadwell de (back).png +
base frequency2,300 MHz (2.3 GHz, 2,300,000 kHz) +
bus typeDMI 2.0 +
clock multiplier23 +
core count8 +
core family6 +
core model6 +
core nameHewitt Lake +
designerIntel +
die area246.24 mm² (0.382 in², 2.462 cm², 246,240,000 µm²) +
familyXeon D +
first announcedApril 2, 2019 +
first launchedApril 2, 2019 +
full page nameintel/xeon d/d-1649n +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Secure Key Technology +, OS Guard + and Integrated QuickAssist Technology +
has integrated intel quickassist technologytrue +
has intel enhanced speedstep technologytrue +
has intel secure key technologytrue +
has intel supervisor mode execution protectiontrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size512 KiB (524,288 B, 0.5 MiB) +
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description8-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description16-way set associative +
l3$ size12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) +
ldateApril 2, 2019 +
main imageFile:hewitt lake (front).png +
manufacturerIntel +
market segmentServer + and Embedded +
max case temperature358.15 K (85 °C, 185 °F, 644.67 °R) +
max cpu count1 +
max junction temperature378.15 K (105 °C, 221 °F, 680.67 °R) +
max memory131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
max memory bandwidth31.78 GiB/s (32,542.72 MiB/s, 34.124 GB/s, 34,123.515 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels2 +
max sata ports6 +
max usb ports4 +
microarchitectureBroadwell +
model numberD-1649N +
nameXeon D-1649N +
packageFCBGA-1667 +
platformGrangeville +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 705.00 (€ 634.50, £ 571.05, ¥ 72,847.65) +
release price (tray)$ 705.00 (€ 634.50, £ 571.05, ¥ 72,847.65) +
seriesD-1600 +
smp max ways1 +
supported memory typeDDR4-2133 +
tdp45 W (45,000 mW, 0.0603 hp, 0.045 kW) +
technologyCMOS +
thread count16 +
transistor count3,200,000,000 +
turbo frequency (1 core)2,500 MHz (2.5 GHz, 2,500,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +