Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/rock creek"
(some initial content, references, documents from Intel Labs) |
(→Tile) |
||
| (4 intermediate revisions by the same user not shown) | |||
| Line 2: | Line 2: | ||
{{microarchitecture | {{microarchitecture | ||
|atype=CPU | |atype=CPU | ||
| − | |name= | + | |name=Rock Creek |
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
| Line 9: | Line 9: | ||
|cores=48 | |cores=48 | ||
|isa=x86 | |isa=x86 | ||
| − | | | + | |l1i=16 KiB |
| + | |l1i per=core | ||
| + | |l1i desc=4-way set associative | ||
| + | |l1d=16 KiB | ||
| + | |l1d per=core | ||
| + | |l1d desc=4-way set associative | ||
| + | |l2=256 KiB | ||
| + | |l2 per=core | ||
| + | |l2 desc=4-way set associative | ||
| + | |l3=16 KiB | ||
| + | |l3 per=tile | ||
|predecessor=Polaris | |predecessor=Polaris | ||
|predecessor link=intel/microarchitectures/polaris | |predecessor link=intel/microarchitectures/polaris | ||
| Line 15: | Line 25: | ||
|successor link=intel/microarchitectures/knights ferry | |successor link=intel/microarchitectures/knights ferry | ||
}} | }} | ||
| − | '''Rock Creek''' or the ''' Single-Chip Cloud Computer''' ('''SCC''') was the successor to {{\\|Polaris}}, a [[45 nm]] [[many-core]] microarchitecture designed by [[intel]] for high performance computing. The SCC, like {{\\|Polaris}}, was a research project from Intel's [[Tera-scale Computing Research Program]]. | + | '''Rock Creek''' or the ''' Single-Chip Cloud Computer''' ('''SCC''') was the successor to {{\\|Polaris}}, a [[45 nm]] [[many-core]] microarchitecture designed by [[intel]] for high performance computing and many-core software research. The SCC, like {{\\|Polaris}}, was a research project from Intel's [[Tera-scale Computing Research Program]]. |
== Architecture == | == Architecture == | ||
| Line 21: | Line 31: | ||
== Overview == | == Overview == | ||
| + | [[File:intel scc chip.jpg|right|thumb|SCC Chip]] | ||
{{empty section}} | {{empty section}} | ||
| + | |||
| + | == Rock Lake == | ||
| + | |||
| + | :[[File:rock lake platform.png|700px]] | ||
| + | |||
| + | |||
| + | :[[File:rock lake platform board.jpg|700px]] | ||
== Die == | == Die == | ||
| Line 31: | Line 49: | ||
* 1,567 pins LGA packages | * 1,567 pins LGA packages | ||
** 970 signal pins | ** 970 signal pins | ||
| + | |||
| + | |||
| + | :[[File:rock creek die 2.png|600px]] | ||
| + | |||
:[[File:rock creek die.png|600px]] | :[[File:rock creek die.png|600px]] | ||
| + | |||
| + | |||
| + | :[[File:rock creek die 3.png|600px]] | ||
| Line 38: | Line 63: | ||
=== Tile === | === Tile === | ||
| − | + | * 48,000,000 transistors | |
* 3.6 mm x 5.2 mm | * 3.6 mm x 5.2 mm | ||
** 18.7 mm² silicon area | ** 18.7 mm² silicon area | ||
| − | :[[File:rock creek tile (annotated).png| | + | |
| + | :[[File:rock creek tile 2.png|400px]] | ||
| + | |||
| + | |||
| + | :[[File:rock creek tile 3.png|400px]] | ||
| + | |||
| + | |||
| + | :[[File:rock creek tile (annotated).png|400px]] | ||
=== Additional Shots === | === Additional Shots === | ||
Latest revision as of 04:23, 31 March 2019
| Edit Values | |
| Rock Creek µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | December 2009 |
| Process | 45 nm |
| Core Configs | 48 |
| Instructions | |
| ISA | x86 |
| Cache | |
| L1I Cache | 16 KiB/core 4-way set associative |
| L1D Cache | 16 KiB/core 4-way set associative |
| L2 Cache | 256 KiB/core 4-way set associative |
| L3 Cache | 16 KiB/tile |
| Succession | |
Rock Creek or the Single-Chip Cloud Computer (SCC) was the successor to Polaris, a 45 nm many-core microarchitecture designed by intel for high performance computing and many-core software research. The SCC, like Polaris, was a research project from Intel's Tera-scale Computing Research Program.
Contents
Architecture[edit]
 |
This section is empty; you can help add the missing info by editing this page. |
Overview[edit]
| |
This section is empty; you can help add the missing info by editing this page. |
Rock Lake[edit]
Die[edit]
- 45 nm process
- 1 poly, 9 Metal (Cu)
- 1,300,000,000 transistors
- 26.5 mm x 21.4 mm
- 567.1 mm² die size
- 1,567 pins LGA packages
- 970 signal pins
.png)
Tile[edit]
- 48,000,000 transistors
- 3.6 mm x 5.2 mm
- 18.7 mm² silicon area
.png)
Additional Shots[edit]
Additional die and wafer shots provided by Intel:
Bibliography[edit]
- “Single-chip Cloud Computer”. An experimental many-core processor from Intel Labs. Jim Held, Intel Fellow & Director. Tera-scale Computing Research. Symposium in Santa Clara. 2/12/10.
Documents[edit]
Facts about "Rock Creek - Microarchitectures - Intel"
| codename | Knights Ferry + |
| core count | 48 + |
| designer | Intel + |
| first launched | 2009 + |
| full page name | intel/microarchitectures/rock creek + |
| instance of | microarchitecture + |
| instruction set architecture | x86 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Knights Ferry + |
| process | 45 nm (0.045 μm, 4.5e-5 mm) + |