From WikiChip
Difference between revisions of "risc-v/microarchitectures"
(Created page with "{{risc-v title|Microarchitectures}}{{risc-v isa main}} Various '''microarchitectures''' have been designed for RISC-V by a number of companies. Below is a list of those mi...") |
(Added T-Head C906) |
||
(12 intermediate revisions by 4 users not shown) | |||
Line 2: | Line 2: | ||
Various '''microarchitectures''' have been designed for [[RISC-V]] by a number of companies. Below is a list of those microarchitectures. | Various '''microarchitectures''' have been designed for [[RISC-V]] by a number of companies. Below is a list of those microarchitectures. | ||
− | == List of | + | == List of RISC-V microarchitectures == |
{| class="wikitable" | {| class="wikitable" | ||
! Designer !! ISA !! Microarchitectures | ! Designer !! ISA !! Microarchitectures | ||
|- | |- | ||
− | | rowspan="3" | [[SiFive]] || RV32IMAC || {{sifive|E31|l=arch}} | + | | [[Andes]] || RV32IMAC || {{andes|N25|l=arch}} |
+ | |- | ||
+ | | rowspan="3" | [[Codasip]] || RV32[E,I]MC[F] || {{codasip|CODIX-BK3|l=arch}} | ||
+ | |- | ||
+ | | RV[32,64]IMC[F][D] || {{codasip|CODIX-BK5|l=arch}} | ||
+ | |- | ||
+ | | RV64IMAC, RV64GC || {{codasip|CODIX-BK7|l=arch}} | ||
+ | |- | ||
+ | | [[Esperanto]] || RV64GC || {{esperanto|ET-Minion|l=arch}}, {{esperanto|ET-Maxion|l=arch}} | ||
+ | |- | ||
+ | | [[Google]] || RV32IMC || {{google|BottleRocket|l=arch}} | ||
+ | |- | ||
+ | | [[Microsemi]] || RV32IMA/F || {{microsemi|Mi-V|l=arch}} | ||
+ | |- | ||
+ | | [[Nvidia]] || RV64I || {{nvidia|NV-RISCV|l=arch}} | ||
+ | |- | ||
+ | | rowspan="4" | [[SiFive]] || RV32IMAC || {{sifive|E31|l=arch}} | ||
|- | |- | ||
| RV64IMAC || {{sifive|E51|l=arch}} | | RV64IMAC || {{sifive|E51|l=arch}} | ||
Line 12: | Line 28: | ||
| RV64GC || {{sifive|E54-MC|l=arch}} | | RV64GC || {{sifive|E54-MC|l=arch}} | ||
|- | |- | ||
− | | [[ | + | | RV[32,64]IMAFDCV || {{sifive|7 Series|l=arch}} |
+ | |- | ||
+ | | rowspan="3" | [[T-Head]] || RV64GC[V,RV] || {{t-head|C910}} | ||
+ | |- | ||
+ | | RV32[EMC,EC,IMC] || {{t-head|E902}} | ||
+ | |- | ||
+ | | RV64GC[V] || {{t-head|C906}} | ||
+ | |- | ||
+ | | rowspan="2" | Universities || RV32IM || [[Vanilla-5]] | ||
+ | |- | ||
+ | | RV32G/RV64G || {{ucberkeley|Rocket|l=arch}} | ||
|} | |} |
Latest revision as of 16:07, 13 November 2022
RISC-V
Instruction Set Architecture
Instruction Set Architecture
General
Base Variants(base)
Standard Extensions(all)
Topics
- Foundation
- Non-Standard Extensions
- Addressing Modes
- Registers
- Assembly
- Interrupts
- Microarchitectures
Various microarchitectures have been designed for RISC-V by a number of companies. Below is a list of those microarchitectures.
List of RISC-V microarchitectures[edit]
Designer | ISA | Microarchitectures |
---|---|---|
Andes | RV32IMAC | N25 |
Codasip | RV32[E,I]MC[F] | CODIX-BK3 |
RV[32,64]IMC[F][D] | CODIX-BK5 | |
RV64IMAC, RV64GC | CODIX-BK7 | |
Esperanto | RV64GC | ET-Minion, ET-Maxion |
RV32IMC | BottleRocket | |
Microsemi | RV32IMA/F | Mi-V |
Nvidia | RV64I | NV-RISCV |
SiFive | RV32IMAC | E31 |
RV64IMAC | E51 | |
RV64GC | E54-MC | |
RV[32,64]IMAFDCV | 7 Series | |
T-Head | RV64GC[V,RV] | C910 |
RV32[EMC,EC,IMC] | E902 | |
RV64GC[V] | C906 | |
Universities | RV32IM | Vanilla-5 |
RV32G/RV64G | Rocket |