From WikiChip
Difference between revisions of "intel/xeon w/w-2195"
< intel‎ | xeon w

(features)
 
(10 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{intel title|Xeon W-2195}}
 
{{intel title|Xeon W-2195}}
−
{{mpu
+
{{chip
−
|future=Yes
 
 
|name=Xeon W-2195
 
|name=Xeon W-2195
 
|image=intel skylake w (front).png
 
|image=intel skylake w (front).png
Line 7: Line 6:
 
|manufacturer=Intel
 
|manufacturer=Intel
 
|model number=W-2195
 
|model number=W-2195
 +
|part number=CD8067303805901
 +
|s-spec=SR3RX
 
|market=Workstation
 
|market=Workstation
 
|first announced=August 29, 2017
 
|first announced=August 29, 2017
 
|first launched=August 29, 2017
 
|first launched=August 29, 2017
 +
|release price (tray)=$2,553.00
 
|family=Xeon W
 
|family=Xeon W
 
|series=W-2000
 
|series=W-2000
Line 22: Line 24:
 
|isa family=x86
 
|isa family=x86
 
|microarch=Skylake (server)
 
|microarch=Skylake (server)
−
|platform=Purley
+
|platform=Basin Falls
 
|core name=Skylake W
 
|core name=Skylake W
 
|core family=6
 
|core family=6
−
|core stepping=U0
+
|core stepping=M0
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
Line 34: Line 36:
 
|max memory=512 GiB
 
|max memory=512 GiB
 
|tdp=140 W
 
|tdp=140 W
−
|package module 1={{packages/intel/fclga-2066}}
+
|tcase min=0 °C
 +
|tcase max=66 °C
 +
|package name 1=intel,fclga_2066
 
}}
 
}}
 
'''W-2195''' is a {{arch|64}} [[18-core]] [[x86]] enterprise performance workstation microprocessor introduced by [[Intel]] in [[2017]]. This processors, which is fabricated on an enhanced [[14 nm process|14nm+ process]] based on the {{intel|Skylake (server)|Skylake}} server microarchitecture, operates at 2.3 GHz with a [[TDP]] of 140 W and a {{intel|turbo boost}} frequency of up to 4.3 GHz. This chip supports up to 512 GiB of quad-channel DDR4-2666 ECC memory.
 
'''W-2195''' is a {{arch|64}} [[18-core]] [[x86]] enterprise performance workstation microprocessor introduced by [[Intel]] in [[2017]]. This processors, which is fabricated on an enhanced [[14 nm process|14nm+ process]] based on the {{intel|Skylake (server)|Skylake}} server microarchitecture, operates at 2.3 GHz with a [[TDP]] of 140 W and a {{intel|turbo boost}} frequency of up to 4.3 GHz. This chip supports up to 512 GiB of quad-channel DDR4-2666 ECC memory.
−
 
−
{{unknown features}}
 
  
  
Line 122: Line 124:
 
|avx5124vnniw=No
 
|avx5124vnniw=No
 
|avx512vpopcntdq=No
 
|avx512vpopcntdq=No
 +
|avx512units=2
 
|abm=Yes
 
|abm=Yes
 
|tbm=No
 
|tbm=No
Line 181: Line 184:
 
|sensemi=No
 
|sensemi=No
 
|xfr=No
 
|xfr=No
 +
}}
 +
 +
== Frequencies ==
 +
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 +
{{frequency table
 +
|freq_base=2,300 MHz
 +
|freq_1=4,300 MHz
 +
|freq_2=4,300 MHz
 +
|freq_3=4,100 MHz
 +
|freq_4=4,100 MHz
 +
|freq_5=4,000 MHz
 +
|freq_6=4,000 MHz
 +
|freq_7=4,000 MHz
 +
|freq_8=4,000 MHz
 +
|freq_9=3,700 MHz
 +
|freq_10=3,700 MHz
 +
|freq_11=3,700 MHz
 +
|freq_12=3,700 MHz
 +
|freq_13=3,300 MHz
 +
|freq_14=3,300 MHz
 +
|freq_15=3,300 MHz
 +
|freq_16=3,300 MHz
 +
|freq_17=3,200 MHz
 +
|freq_18=3,200 MHz
 +
|freq_avx2_1=4,000 MHz
 +
|freq_avx2_2=4,000 MHz
 +
|freq_avx2_3=3,800 MHz
 +
|freq_avx2_4=3,800 MHz
 +
|freq_avx2_5=3,700 MHz
 +
|freq_avx2_6=3,700 MHz
 +
|freq_avx2_7=3,700 MHz
 +
|freq_avx2_8=3,700 MHz
 +
|freq_avx2_9=3,300 MHz
 +
|freq_avx2_10=3,300 MHz
 +
|freq_avx2_11=3,300 MHz
 +
|freq_avx2_12=3,300 MHz
 +
|freq_avx2_13=3,000 MHz
 +
|freq_avx2_14=3,000 MHz
 +
|freq_avx2_15=3,000 MHz
 +
|freq_avx2_16=3,000 MHz
 +
|freq_avx2_17=2,900 MHz
 +
|freq_avx2_18=2,900 MHz
 +
|freq_avx512_1=3,800 MHz
 +
|freq_avx512_2=3,800 MHz
 +
|freq_avx512_3=3,600 MHz
 +
|freq_avx512_4=3,600 MHz
 +
|freq_avx512_5=3,200 MHz
 +
|freq_avx512_6=3,200 MHz
 +
|freq_avx512_7=3,200 MHz
 +
|freq_avx512_8=3,200 MHz
 +
|freq_avx512_9=2,800 MHz
 +
|freq_avx512_10=2,800 MHz
 +
|freq_avx512_11=2,800 MHz
 +
|freq_avx512_12=2,800 MHz
 +
|freq_avx512_13=2,500 MHz
 +
|freq_avx512_14=2,500 MHz
 +
|freq_avx512_15=2,500 MHz
 +
|freq_avx512_16=2,500 MHz
 +
|freq_avx512_17=2,400 MHz
 +
|freq_avx512_18=2,400 MHz
 
}}
 
}}

Latest revision as of 16:10, 14 May 2019

Edit Values
Xeon W-2195
intel skylake w (front).png
General Info
DesignerIntel
ManufacturerIntel
Model NumberW-2195
Part NumberCD8067303805901
S-SpecSR3RX
MarketWorkstation
IntroductionAugust 29, 2017 (announced)
August 29, 2017 (launched)
Release Price$2,553.00 (tray)
ShopAmazon
General Specs
FamilyXeon W
SeriesW-2000
LockedYes
Frequency2,300 MHz
Turbo Frequency4,300 MHz (1 core)
Bus typeDMI 3.0
Bus rate4 × 8 GT/s
Clock multiplier23
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureSkylake (server)
PlatformBasin Falls
Core NameSkylake W
Core Family6
Core SteppingM0
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores18
Threads36
Max Memory512 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP140 W
Tcase0 °C – 66 °C
Packaging
PackageFCLGA-2066 (LGA)
Dimension52.5 mm × 45 mm
Pitch1.016 mm
Contacts2066
SocketSocket R4

W-2195 is a 64-bit 18-core x86 enterprise performance workstation microprocessor introduced by Intel in 2017. This processors, which is fabricated on an enhanced 14nm+ process based on the Skylake server microarchitecture, operates at 2.3 GHz with a TDP of 140 W and a turbo boost frequency of up to 4.3 GHz. This chip supports up to 512 GiB of quad-channel DDR4-2666 ECC memory.


Cache[edit]

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$1.125 MiB
1,152 KiB
1,179,648 B
L1I$576 KiB
589,824 B
0.563 MiB
18x32 KiB8-way set associative 
L1D$576 KiB
589,824 B
0.563 MiB
18x32 KiB8-way set associativewrite-back
L2$18 MiB
18,432 KiB
18,874,368 B
0.0176 GiB
  18x1 MiB16-way set associativewrite-back
L3$24.75 MiB
25,344 KiB
25,952,256 B
0.0242 GiB
  18x1.375 MiB11-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2666
Supports ECCYes
Max Mem512 GiB
Controllers2
Channels4
Max Bandwidth79.47 GiB/s
81,377.28 MiB/s
85.33 GB/s
85,330.263 MB/s
0.0776 TiB/s
0.0853 TB/s
Bandwidth
Single 19.87 GiB/s
Double 39.74 GiB/s
Quad 79.47 GiB/s
Physical Address (PAE)46 bit

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 48
Configuration: x16, x8, x4


Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
AVX-512Advanced Vector 512-bit (2 Units)
AVX512FAVX-512 Foundation
AVX512CDAVX-512 Conflict Detection
AVX512BWAVX-512 Byte and Word
AVX512DQAVX-512 Doubleword and Quadword Instructions
AVX512VLAVX-512 Vector Length
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
SSTSpeed Shift Technology
TXTTrusted Execution Technology (SMX)
vProIntel vPro
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
MPXMemory Protection Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
VMDVolume Management Device
IPTIdentity Protection Technology

Frequencies[edit]

See also: Intel's CPU Frequency Behavior

[Modify Frequency Info]

ModeBaseTurbo Frequency/Active Cores
123456789101112131415161718
Normal2,300 MHz4,300 MHz4,300 MHz4,100 MHz4,100 MHz4,000 MHz4,000 MHz4,000 MHz4,000 MHz3,700 MHz3,700 MHz3,700 MHz3,700 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,200 MHz3,200 MHz
AVX24,000 MHz4,000 MHz3,800 MHz3,800 MHz3,700 MHz3,700 MHz3,700 MHz3,700 MHz3,300 MHz3,300 MHz3,300 MHz3,300 MHz3,000 MHz3,000 MHz3,000 MHz3,000 MHz2,900 MHz2,900 MHz
AVX5123,800 MHz3,800 MHz3,600 MHz3,600 MHz3,200 MHz3,200 MHz3,200 MHz3,200 MHz2,800 MHz2,800 MHz2,800 MHz2,800 MHz2,500 MHz2,500 MHz2,500 MHz2,500 MHz2,400 MHz2,400 MHz
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_w/w-2195&oldid=90801"
Facts about "Xeon W-2195 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon W-2195 - Intel#pcie +
has ecc memory supporttrue +
l1$ size1,152 KiB (1,179,648 B, 1.125 MiB) +
l1d$ description8-way set associative +
l1d$ size576 KiB (589,824 B, 0.563 MiB) +
l1i$ description8-way set associative +
l1i$ size576 KiB (589,824 B, 0.563 MiB) +
l2$ description16-way set associative +
l2$ size18 MiB (18,432 KiB, 18,874,368 B, 0.0176 GiB) +
l3$ description11-way set associative +
l3$ size24.75 MiB (25,344 KiB, 25,952,256 B, 0.0242 GiB) +
max memory bandwidth79.47 GiB/s (81,377.28 MiB/s, 85.33 GB/s, 85,330.263 MB/s, 0.0776 TiB/s, 0.0853 TB/s) +
max memory channels4 +
supported memory typeDDR4-2666 +