From WikiChip
Difference between revisions of "intel/atom/c3750"
(5 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Atom C3750}} | {{intel title|Atom C3750}} | ||
− | {{ | + | {{chip |
|name=Atom C3750 | |name=Atom C3750 | ||
|image=denverton (front).png | |image=denverton (front).png | ||
Line 24: | Line 24: | ||
|core name=Denverton | |core name=Denverton | ||
|core family=6 | |core family=6 | ||
+ | |core model=95 | ||
|core stepping=B1 | |core stepping=B1 | ||
|process=14 nm | |process=14 nm | ||
Line 75: | Line 76: | ||
== Expansions == | == Expansions == | ||
+ | This chip incorporates 12 high-speed I/O (HSIO) lanes that may be configured as any combination of the following: | ||
{{expansions main | {{expansions main | ||
| | | | ||
Line 84: | Line 86: | ||
|pcie config 2=x4 | |pcie config 2=x4 | ||
|pcie config 3=x2 | |pcie config 3=x2 | ||
+ | |pcie config 4=x1 | ||
}} | }} | ||
{{expansions entry | {{expansions entry | ||
Line 90: | Line 93: | ||
|usb ports=8 | |usb ports=8 | ||
}} | }} | ||
+ | {{expansions entry | ||
+ | |type=HSIO | ||
+ | |hsio lanes=12 | ||
+ | }} | ||
+ | }} | ||
+ | |||
+ | == Networking == | ||
+ | {{network | ||
+ | |eth opts=Yes | ||
+ | |10ge=Yes | ||
+ | |10ge ports=2 | ||
}} | }} | ||
Latest revision as of 00:45, 15 August 2019
Edit Values | |||||||||||
Atom C3750 | |||||||||||
![]() | |||||||||||
General Info | |||||||||||
Designer | Intel | ||||||||||
Manufacturer | Intel | ||||||||||
Model Number | C3750 | ||||||||||
Part Number | HW8076502639002 | ||||||||||
S-Spec | SR385 | ||||||||||
Market | Server, Embedded | ||||||||||
Introduction | August 15, 2017 (announced) August 15, 2017 (launched) | ||||||||||
Release Price | $171.00 | ||||||||||
Shop | Amazon | ||||||||||
General Specs | |||||||||||
Family | Atom | ||||||||||
Series | 3000 | ||||||||||
Locked | Yes | ||||||||||
Frequency | 2,200 MHz | ||||||||||
Turbo Frequency | 2,400 MHz (1 core) | ||||||||||
Clock multiplier | 22 | ||||||||||
Microarchitecture | |||||||||||
ISA | x86-64 (x86) | ||||||||||
Microarchitecture | Goldmont | ||||||||||
Core Name | Denverton | ||||||||||
Core Family | 6 | ||||||||||
Core Model | 95 | ||||||||||
Core Stepping | B1 | ||||||||||
Process | 14 nm | ||||||||||
Technology | CMOS | ||||||||||
Word Size | 64 bit | ||||||||||
Cores | 8 | ||||||||||
Threads | 8 | ||||||||||
Max Memory | 256 GiB | ||||||||||
Multiprocessing | |||||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||||
Electrical | |||||||||||
TDP | 21 W | ||||||||||
Tjunction | 0 °C – 100 °C | ||||||||||
Tcase | 0 °C – 84 °C | ||||||||||
Tstorage | -25 °C – 125 °C | ||||||||||
Packaging | |||||||||||
|
Atom C3750 is a 64-bit octa-core ultra-low power x86 microserver system on a chip introduced by Intel in 2017. The C3750, which is manufactured on a 14 nm process, is based on the Goldmont microarchitecture. This chip operates at 2.2 GHz with a TDP of 21 W and a turbo boost frequency of up to 2.4 GHz. The C3750 supports up to 256 GiB of dual-channel DDR4-2133 ECC memory. This model is part of Denverton's Server and Cloud Storage SKUs.
Cache[edit]
- Main article: Goldmont § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
This chip incorporates 12 high-speed I/O (HSIO) lanes that may be configured as any combination of the following:
![]() |
Expansion Options |
|||||||||
|
Networking[edit]
![]() |
Networking
|
|||
|
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Atom C3750 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Atom C3750 - Intel#package + and Atom C3750 - Intel#pcie + |
base frequency | 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
clock multiplier | 22 + |
core count | 8 + |
core family | 6 + |
core model | 95 + |
core name | Denverton + |
core stepping | B1 + |
designer | Intel + |
family | Atom + |
first announced | August 15, 2017 + |
first launched | August 15, 2017 + |
full page name | intel/atom/c3750 + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Memory Protection Extensions + |
has intel enhanced speedstep technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 448 KiB (458,752 B, 0.438 MiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |
ldate | August 15, 2017 + |
main image | ![]() |
manufacturer | Intel + |
market segment | Server + and Embedded + |
max case temperature | 357.15 K (84 °C, 183.2 °F, 642.87 °R) + |
max cpu count | 1 + |
max hsio lanes | 12 + |
max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max memory | 262,144 MiB (268,435,456 KiB, 274,877,906,944 B, 256 GiB, 0.25 TiB) + |
max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
max usb ports | 8 + |
microarchitecture | Goldmont + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | C3750 + |
name | Atom C3750 + |
package | FCBGA-1310 + |
part number | HW8076502639002 + |
part of | Server and Cloud Storage SKUs + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 171.00 (€ 153.90, £ 138.51, ¥ 17,669.43) + |
s-spec | SR385 + |
series | 3000 + |
smp max ways | 1 + |
supported memory type | DDR3L-1600 + and DDR4-2133 + |
tdp | 21 W (21,000 mW, 0.0282 hp, 0.021 kW) + |
technology | CMOS + |
thread count | 8 + |
turbo frequency (1 core) | 2,400 MHz (2.4 GHz, 2,400,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has memory protection extensions | true + |