From WikiChip
Difference between revisions of "intel/microarchitectures/penryn (client)"
(→Die Shot) |
m (At32Hz moved page intel/microarchitectures/penryn to intel/microarchitectures/penryn (client)) |
||
(2 intermediate revisions by one other user not shown) | |||
Line 8: | Line 8: | ||
| phase-out = September, 2008 | | phase-out = September, 2008 | ||
| process = 45 nm | | process = 45 nm | ||
− | + | |isa=x86-64 | |
| succession = Yes | | succession = Yes | ||
| predecessor = Core | | predecessor = Core |
Latest revision as of 20:08, 9 March 2018
Edit Values | |
Penryn µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | November, 2007 |
Phase-out | September, 2008 |
Process | 45 nm |
Instructions | |
ISA | x86-64 |
Succession | |
Penryn was the microarchitecture for Intel's 45 nm process for desktops and servers as a successor to Core. Penryn was replaced by the Nehalem microarchitecture in late 2008.
Die Shot[edit]
Dual-core Penryn 3MB[edit]
- 3MB L2 cache
- 81 mm²
- 274,000,000 transistors
- 45 nm process
- 2 cores
Dual-core Penryn 6MB[edit]
- 6MB L2 cache
- 107 mm²
- 410,000,000 transistors
- 45 nm process
- 2 cores
Hexa-core Penryn[edit]
- 503 mm²
- 1,900,000,000 transistors
- 45 nm process
- 6 cores
Facts about "Penryn - Microarchitectures - Intel"
codename | Penryn + |
designer | Intel + |
first launched | November 2007 + |
full page name | intel/microarchitectures/penryn (client) + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Penryn + |
phase-out | September 2008 + |
process | 45 nm (0.045 μm, 4.5e-5 mm) + |