From WikiChip
Difference between revisions of "loongson/godson 2/2b1"
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
(One intermediate revision by the same user not shown) | |||
Line 1: | Line 1: | ||
{{loongson title|Godson-2B1}} | {{loongson title|Godson-2B1}} | ||
− | {{ | + | {{chip |
| name = Godson-2B1 | | name = Godson-2B1 | ||
| image = | | image = | ||
Line 10: | Line 10: | ||
| model number = 2B1 | | model number = 2B1 | ||
| part number = | | part number = | ||
− | | part number | + | | part number 2 = |
| market = Desktop | | market = Desktop | ||
| first announced = 2004 | | first announced = 2004 |
Latest revision as of 15:31, 13 December 2017
Edit Values | |
Godson-2B1 | |
General Info | |
Designer | Loongson |
Manufacturer | SMICS |
Model Number | 2B1 |
Market | Desktop |
Introduction | 2004 (announced) March, 2004 (launched) |
General Specs | |
Family | Godson 2 |
Series | Godson 2 |
Frequency | 400 MHz |
Microarchitecture | |
ISA | MIPS64 (MIPS) |
Microarchitecture | GS464 |
Core Name | GS464 |
Process | 180 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 1 |
Threads | 1 |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Power dissipation | 4 W |
Godson-2B1 (龙芯2B1) is a 64-bit MIPS performance processor developed by ICT and later Loongson for desktop computers. Introduced in early 2004, the Godson-2B1 operates at up to 400 MHz consuming up to 4 W. This chip was manufactured on SMICS' 0.18 µm process. This chip reached tapeout on March 7, 2004.
The Godson-2B1 is roughly twice the performance of the 2B.
Cache[edit]
- Main article: GS464 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||
|
Facts about "Godson-2B1 - Loongson"
base frequency | 400 MHz (0.4 GHz, 400,000 kHz) + |
core count | 1 + |
core name | GS464 + |
designer | Loongson + |
family | Godson 2 + |
first announced | 2004 + |
first launched | March 2004 + |
full page name | loongson/godson 2/2b1 + |
instance of | microprocessor + |
isa | MIPS64 + |
isa family | MIPS + |
l1$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
ldate | March 2004 + |
manufacturer | SMICS + |
market segment | Desktop + |
max cpu count | 1 + |
microarchitecture | GS464 + |
model number | 2B1 + |
name | Godson-2B1 + |
power dissipation | 4 W (4,000 mW, 0.00536 hp, 0.004 kW) + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |
series | Godson 2 + |
smp max ways | 1 + |
technology | CMOS + |
thread count | 1 + |
word size | 64 bit (8 octets, 16 nibbles) + |