Difference between revisions of "intel/cores/diamondville"

	Edit Values
	Diamondville
	Atom N270, a Diamondville chip
	General Info
Designer	Intel
Manufacturer	Intel
Introduction	April 18, 2007 (announced); June 3, 2008 (launched)
	Microarchitecture
ISA	x86-32, x86-64
Microarchitecture	Bonnell
Word Size	64 bit ; 8 octets ; 16 nibbles ; 64
Process	45 nm 0.045 μm ; 4.5e-5 mm ;
Technology	CMOS
Clock	1,600 MHz - 1,666.66 MHz
	Succession
	Stealey

Latest revision as of 21:20, 15 April 2017

Diamondville is the core name for Intel's first generation of Atom processors based on the Bonnell microarchitecture. Those ultra-low power chips were manufactured on Intel's 45 nm process and were specifically aimed for nettops, netbooks, and entry/value desktops. Diamondville effectively replaced Stealey in the netbooks and entry-level desktops segment.

Diamondville-SC refers to all the single-core Diamondville-based microprocessors. In late 2008 Intel introduced a single dual-core variant (the Atom 330) which went under the Diamondville-DC codename. The dual-core version is simple two identical Diamondville-SC dies packaged together.

Overview[edit]

All models are based on Bonnell manufactured on a 45 nm process and implement x86-32. A number of Diamondville models do have additional features not enabled on Silverthorne models such as full support for x86-64. Diamondville generally targets the 4-8 W thermal envelope typically fan-less designs.

Common Features[edit]

TDP: 2.5 W to 8 W
ISA: Everything up to SSSE3 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3)
Bus: 533.33-666.66 MT/s FSB
Calistoga Chipset
47,212,207 transistors
3.27 mm x 7.94 mm die size
25.9638 mm² die area

Members[edit]

	List of Diamondville-based Atom Processors
	Main processor								Bus		Features
Model	Family	Price	Process	Launched	C	T	Freq	TDP	Speed	Rate	Package	ISA	EIST	HT
230	Atom	$ 29.00 € 26.10 £ 23.49 ¥ 2,996.57	45 nm 0.045 μm 4.5e-5 mm	3 June 2008	1	2	1.6 GHz 1,599.99 MHz 1,599,990 kHz	4 W 4,000 mW 0.00536 hp 0.004 kW	133.33 MHz 0.133 GHz 133,330 kHz	533.33 MT/s 0.533 GT/s 533,330 kT/s	FCBGA-437	x86-64	✘	✔
330	Atom	$ 43.00 € 38.70 £ 34.83 ¥ 4,443.19	45 nm 0.045 μm 4.5e-5 mm	21 September 2008	2	4	1.6 GHz 1,599.99 MHz 1,599,990 kHz	8 W 8,000 mW 0.0107 hp 0.008 kW	133.33 MHz 0.133 GHz 133,330 kHz	533.33 MT/s 0.533 GT/s 533,330 kT/s	FCBGA-437	x86-64	✘	✔
N270	Atom	$ 44.00 € 39.60 £ 35.64 ¥ 4,546.52	45 nm 0.045 μm 4.5e-5 mm	3 June 2008	1	2	1.6 GHz 1,599.99 MHz 1,599,990 kHz	2.5 W 2,500 mW 0.00335 hp 0.0025 kW	133.33 MHz 0.133 GHz 133,330 kHz	533.33 MT/s 0.533 GT/s 533,330 kT/s	FCBGA-437	x86-32	✔	✔
N280	Atom		45 nm 0.045 μm 4.5e-5 mm	7 February 2009	1	2	1.667 GHz 1,666.66 MHz 1,666,660 kHz	2.5 W 2,500 mW 0.00335 hp 0.0025 kW	166.66 MHz 0.167 GHz 166,660 kHz	666.66 MT/s 0.667 GT/s 666,660 kT/s	FCBGA-437	x86-32	✔	✔
Count: 4

@@ Line 11: / Line 11: @@
 | manufacturer      = Intel
 | first announced   = April 18, 2007
-| first launched    = April 2, 2008
+| first launched    = June 3, 2008
 | isa               = x86-32
 | isa 2             = x86-64
@@ Line 35: / Line 35: @@
 == Overview ==
-All models are based on {{intel|Bonnell|l=arch}} manufactured on a [[45 nm process]] and implement [[x86-32]]. Both Diamondville and {{\\|Silverthorne}} use the same [[die]]. A number of Diamondville models do have additional features not enabled on Silverthorne models such as full support for [[x86-64]]. Diamondville generally targets the 4-8 W thermal envelope typically fan-less designs.
+All models are based on {{intel|Bonnell|l=arch}} manufactured on a [[45 nm process]] and implement [[x86-32]]. A number of Diamondville models do have additional features not enabled on Silverthorne models such as full support for [[x86-64]]. Diamondville generally targets the 4-8 W thermal envelope typically fan-less designs.
 === Common Features ===
@@ Line 41: / Line 41: @@
 * '''ISA:''' Everything up to {{x86|SSSE3}} ({{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}})
 * '''Bus:''' 533.33-666.66 MT/s [[FSB]]
-* {{intel|Poulsbo|l=chipset}} Chipset
+* {{intel|Calistoga|l=chipset}} Chipset
 * 47,212,207 transistors
-* 3.1 mm x 7.8 mm die size
+* 3.27 mm x 7.94 mm die size
-* 24.18 mm² die area
+* 25.9638 mm² die area
 {{clear}}
@@ Line 58: / Line 58: @@
 <table class="comptable sortable tc13 tc14 tc15 tc16 tc17 tc18 tc19 tc20 tc21 tc22">
 <tr class="comptable-header"><th>&nbsp;</th><th colspan="20">List of Diamondville-based Atom Processors</th></tr>
-<tr class="comptable-header"><th>&nbsp;</th><th colspan="9">Main processor</th><th colspan="2">Bus</th><th colspan="3">Features</th></tr>
+<tr class="comptable-header"><th>&nbsp;</th><th colspan="8">Main processor</th><th colspan="2">Bus</th><th colspan="4">Features</th></tr>
-{{comp table header 1|cols=Family, Price, Process, Launched, C, T, Freq, TDP, SDP, Speed, Rate, Package, {{intel|Hyper-Threading|HT}}, VT-x}}
+{{comp table header 1|cols=Family, Price, Process, Launched, C, T, Freq, TDP, Speed, Rate, Package, ISA, EIST, {{intel|Hyper-Threading|HT}}}}
 {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Diamondville||Diamondville-SC||Diamondville-DC]]
   |?full page name
@@ Line 70: / Line 70: @@
   |?thread count
   |?base frequency#GHz
-  |?tdp#mW
+  |?tdp#W
- |?sdp#mW
   |?bus speed
   |?bus rate
   |?package
+ |?isa
+ |?has intel enhanced speedstep technology
   |?has simultaneous multithreading
- |?has intel vt-x technology
   |format=template
   |template=proc table 3
@@ Line 85: / Line 85: @@
 </table>
 {{comp table end}}
-== Die Shot ==
-{{see also|intel/microarchitectures/bonnell#Silverthorne|l1=Bonnell § Silverthorne Die}}
-* [[45 nm process]]
-* 9 metal layers
-* 47,212,207 transistors
-* 3.1 mm x 7.8 mm
-* 24.18 mm² die size
-[[File:Silverthorne die shot.jpg|550px]]
-[[File:Silverthorne die shot (marked).png|550px]]
 == See Also ==
 {{intel bonnell core see also}}
 * {{amd|Geode NX}}

designer	Intel +
first announced	April 18, 2007 +
first launched	June 3, 2008 +
instance of	core +
isa	x86-32 + and x86-64 +
main image	+
main image caption	Atom N270, a Diamondville chip +
manufacturer	Intel +
microarchitecture	Bonnell +
name	Diamondville +
process	45 nm (0.045 μm, 4.5e-5 mm) +
technology	CMOS +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Latest revision as of 21:20, 15 April 2017

Contents

Overview[edit]

Common Features[edit]

Members[edit]

See Also[edit]