From WikiChip
Difference between revisions of "intel/cores/tolapai"
< intel

 
(One intermediate revision by the same user not shown)
Line 22: Line 22:
 
| socket            = BGA-1088
 
| socket            = BGA-1088
  
| succession      =  
+
| succession      = Yes
| predecessor      =  
+
| predecessor      = Stealey
| predecessor link =  
+
| predecessor link = intel/cores/stealey
 
| successor        =  
 
| successor        =  
 
| successor link  =  
 
| successor link  =  
Line 41: Line 41:
  
 
== Die Shot ==
 
== Die Shot ==
 +
* [[90 nm process]]
 +
* 148,000,000 transistors
 
[[File:Tolapai die shot.png|800px]]
 
[[File:Tolapai die shot.png|800px]]
  
 
== Documents ==
 
== Documents ==
 
* [[:File:tolapai soc press briefing.pdf|Press Briefing]]
 
* [[:File:tolapai soc press briefing.pdf|Press Briefing]]

Latest revision as of 05:10, 3 April 2017

Edit Values
Tolapai
EP80579 QuickAssist.png
General Info
DesignerIntel
ManufacturerIntel
IntroductionAugust 30, 2007 (announced)
Microarchitecture
ISAx86-32
MicroarchitecturePentium M
Word Size
4 octets
8 nibbles
32 bit
Process90 nm
0.09 μm
9.0e-5 mm
TechnologyCMOS
Clock600 MHz - 1,200 MHz
Succession
EP80579.png

Tolapai is the core for Intel's EP80579 system on a chips based on the Pentium M microarchitecture.

Overview[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Common Features[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Members[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Die Shot[edit]

Tolapai die shot.png

Documents[edit]

designerIntel +
first announcedAugust 30, 2007 +
instance ofcore +
isax86-32 +
main imageFile:EP80579 QuickAssist.png +
manufacturerIntel +
microarchitecturePentium M +
nameTolapai +
process90 nm (0.09 μm, 9.0e-5 mm) +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) +